Octal D Flip-Flop with Clock Enable

The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time be

文件：111.52 Kbytes 页数：12 Pages

ONSEMI

安森美半导体

Octal D Flip?묯lop with Clock Enable

The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time be

文件：122.9 Kbytes 页数：10 Pages

ONSEMI

安森美半导体

OCTAL D FLIP-FLOP WITH CLOCK ENABLE

The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time be

文件：215.5 Kbytes 页数：6 Pages

Motorola

摩托罗拉

Octal D Flip-Flop with Clock Enable

文件：102.21 Kbytes 页数：9 Pages

ONSEMI

安森美半导体

八路 D 型触发器，带时钟启用

The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops withindividual D inputs and Q outputs. The common buffered Clock (CP) input loadsall flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup timebefore • Ideal for Addressable Register Applications\n• Clock Enable for Address and Data Synchronization Applications\n• Eight Edge-Triggered D Flip-Flops\n• Buffered Common Clock\n• Outputs Source/Sink 24 mA\n• See MC74AC273 for Master Reset Version\n• See MC74AC373 for Transparent Latch Version\n• See M;

ONSEMI

安森美半导体

Octal D Flip?묯lop with Clock Enable

The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time be

文件：122.9 Kbytes 页数：10 Pages

ONSEMI

安森美半导体

Octal D Flip-Flop with Clock Enable

The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time be

文件：111.52 Kbytes 页数：12 Pages

ONSEMI

安森美半导体

Octal D Flip?묯lop with Clock Enable

The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time be

文件：122.9 Kbytes 页数：10 Pages

ONSEMI

安森美半导体

Octal D Flip-Flop with Clock Enable

The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time be

文件：111.52 Kbytes 页数：12 Pages

ONSEMI

安森美半导体

Octal D Flip?묯lop with Clock Enable

The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time be

文件：122.9 Kbytes 页数：10 Pages

ONSEMI

安森美半导体