LVTTL/LVCOMS to Differential LVECL Translator

Description The MC100EPT24 is a LVTTL/LVCMOS to differential LVECL translator. Because LVECL levels and LVTTL/LVCMOS levels are used, a −3.3 V, +3.3 V and ground are required. The small outline 8−lead package and the single gate of the EPT24 makes it ideal for those applications where space, perf

文件：67.78 Kbytes 页数：4 Pages

ONSEMI

安森美半导体

Clock Management Design Using Low Skew and Low Jitter Devices

Why Do We Need Clock Management? Can you imagine the chaos in our world if our clocks or watches were not synchronized to Greenwich Mean Time? How would trains, buses, and airplanes run on schedule? The miniseries Longitude was the story of a man who made a major technological breakthrough by inv

文件：209.34 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

3.3V LVTTL/LVCMOS to Differential LVECL Translator

文件：135.86 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

转换器，LVTTL / LVCMOS 转换为差分 LVECL

The MC100EPT24 is a LVTTL/LVCMOS to differential LVECL translator. Because LVECL levels and LVTTL/LVCMOS levels are used, a -3.3V, +3.3V and ground are required. The small outline 8-lead SOIC package and the single gate of the EPT24 makes it ideal for those applications where space, performance, and • 350ps Typical Propagation Delay\n• Maximum Frequency > 1.0GHz\n• The 100 Series Contains Temperature Compensation\n• Operating Range: VCC= 3.0 V to 3.6 V; VEE= -3.6 V to -3.0 V; GND = 0 V\n• PNP LVTTL Inputs for Minimal Loading\n• Q Output will default HIGH with inputs open\n• Pb-Free Packages are;

ONSEMI

安森美半导体

LVTTL/LVCOMS to Differential LVECL Translator

Description The MC100EPT24 is a LVTTL/LVCMOS to differential LVECL translator. Because LVECL levels and LVTTL/LVCMOS levels are used, a −3.3 V, +3.3 V and ground are required. The small outline 8−lead package and the single gate of the EPT24 makes it ideal for those applications where space, perf

文件：67.78 Kbytes 页数：4 Pages

ONSEMI

安森美半导体

LVTTL/LVCOMS to Differential LVECL Translator

Description The MC100EPT24 is a LVTTL/LVCMOS to differential LVECL translator. Because LVECL levels and LVTTL/LVCMOS levels are used, a −3.3 V, +3.3 V and ground are required. The small outline 8−lead package and the single gate of the EPT24 makes it ideal for those applications where space, perf

文件：67.78 Kbytes 页数：4 Pages

ONSEMI

安森美半导体

3.3V LVTTL/LVCMOS to Differential LVECL Translator

文件：135.86 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

LVTTL/LVCMOS to Differential LVECL Translator

文件：164.68 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

3.3V LVTTL/LVCMOS to Differential LVECL Translator

文件：135.86 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

LVTTL/LVCMOS to Differential LVECL Translator

文件：164.68 Kbytes 页数：8 Pages

ONSEMI

安森美半导体