3.3V, 2.5Gbps, SDH/SONET 16:1 Serializer with Clock Synthesis and LVDS Inputs

General Description The MAX3890 serializer is ideal for converting 16-bit wide, 155Mbps parallel data to 2.5Gbps serial data in ATM and SDH/SONET applications. Operating from a single +3.3V supply, this device accepts low-voltage differential-signal (LVDS) clock and data inputs for interfacing wi

文件：155.2 Kbytes 页数：12 Pages

Maxim

美信

+3.3V、2.5Gbps、SDH/SONET 16:1串行器，带有时钟合成及LVDS输入

The MAX3890 serializer is ideal for converting 16-bit-wide, 155Mbps parallel data to 2.5Gbps serial data in ATM and SDH/SONET applications. Operating from a single +3.3V supply, this device accepts low-voltage differential-signal (LVDS) clock and data inputs for interfacing with high-speed digital c \n• Single +3.3V Supply \n• 495mW Power Consumption \n• Exceeds ANSI, ITU, and Bellcore Specifications \n• 155Mbps (16-bit wide) Parallel to 2.5Gbps Serial Conversion \n• Clock Synthesis for 2.5Gbps \n• Multiple Clock Reference Frequencies (155.52MHz, 77.76MHz, 51.84MHz, 38.88MHz) \n• LVDS Parallel ;

ADI

亚德诺

3A, Ultra-Low Noise, High PSRR, 45mV Dropout Ultra-Fast Linear Regulator

GENERAL DESCRIPTION The LT®3073 is a low voltage, ultra-low noise, and ultra-fast transient response linear regulator. The device supplies up to 3A with a typical dropout voltage of 45mV. A 4.7μF reference bypass capacitor decreases output voltage noise to 1.2μVRMS. The wide bandwidth and hi

文件：1.05475 Mbytes 页数：37 Pages

AD

亚德诺

5.5V, 3A, Ultra-Low Noise, High PSRR, 85mV Dropout Ultra-Fast Linear Regulator

FEATURES  Ultra-low RMS Noise: 1.2μVRMS (10Hz to 100kHz)  Ultra-low Spot Noise: 3.5nV/√ at 10kHz  Ultra-low 1/f Noise: 7μVP-P from 0.1Hz to 10Hz  High-Frequency PSRR: 50dB at 1MHz  Ultra-fast Transient Response  Dropout Voltage: 85mV Typical  Digitally Programmable VOUT: 0.5V to 4.2V

文件：930.43 Kbytes 页数：38 Pages

AD

亚德诺

5.5V, 3A Ultralow Noise, High PSRR, 45mV Dropout Linear Regulator with PMBus

FEATURES  Ultralow RMS Noise: 1.2μVRMS (10Hz to 100kHz)  Ultralow Spot Noise: 3.5nV/√Hz at 10kHz  Ultralow 1/f Noise: 7μVP-P (0.1Hz to 10Hz)  High PSRR at High Frequency: 52dB at 1MHz  Ultrafast Transient Response  Dropout Voltage: 45mV Typical  100μA Reference Current: ±0.5% Ini

文件：2.064389 Mbytes 页数：62 Pages

AD

亚德诺

3.3V, 2.5Gbps, SDH/SONET 16:1 Serializer with Clock Synthesis and LVDS Inputs

General Description The MAX3890 serializer is ideal for converting 16-bit wide, 155Mbps parallel data to 2.5Gbps serial data in ATM and SDH/SONET applications. Operating from a single +3.3V supply, this device accepts low-voltage differential-signal (LVDS) clock and data inputs for interfacing wi

文件：155.2 Kbytes 页数：12 Pages

Maxim

美信

Evaluation Kit

文件：1.06561 Mbytes 页数：7 Pages

Maxim

美信

12關VRMS Low Noise 500mA LDO Linear Regulator

文件：505.29 Kbytes 页数：12 Pages

Maxim

美信

12關VRMS Low Noise 500mA LDO Linear Regulator

文件：505.29 Kbytes 页数：12 Pages

Maxim

美信

12μVRMS Low Noise 500mA LDO Linear Regulator

文件：451.2 Kbytes 页数：13 Pages

Maxim

美信