首页>K4H281638E-TLA0>规格书详情
K4H281638E-TLA0中文资料三星数据手册PDF规格书
K4H281638E-TLA0规格书详情
Features
• Double-data-rate architecture; two data transfers per clock cycle
• Bidirectional data strobe(DQS)
• Four banks operation
• Differential clock inputs(CK and CK)
• DLL aligns DQ and DQS transition with CK transition
• MRS cycle with address key programs
-. Read latency 2, 2.5 (clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
• All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
• Data I/O transactions on both edges of data strobe
• Edge aligned data output, center aligned data input
• LDM,UDM/DM for write masking only
• Auto & Self refresh
• 15.6us refresh interval(4K/64ms refresh)
• Maximum burst refresh cycle : 8
• 66pin TSOP II package
产品属性
- 型号:
K4H281638E-TLA0
- 制造商:
SAMSUNG
- 制造商全称:
Samsung semiconductor
- 功能描述:
128Mb DDR SDRAM
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
SAMSUNG/三星 |
24+ |
NA/ |
1080 |
优势代理渠道,原装正品,可全系列订货开增值税票 |
询价 | ||
SAMSUNG/三星 |
25+ |
TSOP |
996880 |
只做原装,欢迎来电资询 |
询价 | ||
SAMSUNG/三星 |
22+ |
SSOP |
30000 |
十七年VIP会员,诚信经营,一手货源,原装正品可零售! |
询价 | ||
SAMSUNG/三星 |
23+ |
TSOP |
5000 |
一级代理原厂VIP渠道,专注军工、汽车、医疗、工业、 |
询价 | ||
SAMSUNG |
2025+ |
TSOP |
3615 |
全新原厂原装产品、公司现货销售 |
询价 | ||
HYNIX |
24+ |
TSOP |
5000 |
全新原装正品,现货销售 |
询价 | ||
SAMSUNG |
24+ |
TSOP |
48650 |
专做SAMSUNG系类,全新原装现货 |
询价 | ||
SAMSUNG/三星 |
24+ |
TSOP |
13718 |
只做原装 公司现货库存 |
询价 | ||
SAMSUNG |
22+ |
TSOP |
8000 |
原装正品支持实单 |
询价 | ||
SAMSUNG |
24+ |
SOP |
30617 |
三星闪存专营品牌店全新原装热卖 |
询价 |