首页>K4H281638A-TCB0>规格书详情
K4H281638A-TCB0中文资料PDF规格书
相关芯片规格书
更多K4H281638A-TCB0规格书详情
Features
• Double-data-rate architecture; two data transfers per clock cycle
• Bidirectional data strobe(DQS)
• Four banks operation
• Differential clock inputs(CK and CK)
• DLL aligns DQ and DQS transition with CK transition
• MRS cycle with address key programs
-. Read latency 2, 2.5 (clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
• All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
• Data I/O transactions on both edges of data strobe
• Edge aligned data output, center aligned data input
• LDM,UDM/DM for write masking only
• Auto & Self refresh
• 15.6us refresh interval(4K/64ms refresh)
• Maximum burst refresh cycle : 8
• 66pin TSOP II package
产品属性
- 型号:
K4H281638A-TCB0
- 制造商:
SAMSUNG
- 制造商全称:
Samsung semiconductor
- 功能描述:
128Mb DDR SDRAM
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
SAMSUNG/三星 |
23+ |
TSOP |
89630 |
当天发货全新原装现货 |
询价 | ||
SAMSUNG/三星 |
18+ |
TSOP |
21804 |
全新原装现货,可出样品,可开增值税发票 |
询价 | ||
SAMSUNG |
2019+ |
TSOP |
6000 |
只做自己库存,全新原装进口正品假一赔百,可开13%增 |
询价 | ||
SAMSUNG |
2016+ |
TSOP66 |
6528 |
只做进口原装现货!假一赔十! |
询价 | ||
SAMSUNG |
23+ |
TSOP |
8890 |
价格优势/原装现货/客户至上/欢迎广大客户来电查询 |
询价 | ||
SAMSUNG/三星 |
23+ |
NA/ |
39 |
优势代理渠道,原装正品,可全系列订货开增值税票 |
询价 | ||
SAMSUNG/三星 |
21+ |
TSOP66 |
8000 |
全新原装 公司现货 价格优 |
询价 | ||
SAMSUNG |
2052+ |
TSOP66 |
6542 |
只做原装正品现货!或订货假一赔十! |
询价 | ||
SAMSUNG/三星 |
21+ |
TSOP66 |
11600 |
优势代理渠道,原装正品,可全系列订货开增值税票 |
询价 | ||
SAMSUNG |
22+ |
TSOP |
2789 |
原装优势!绝对公司现货! |
询价 |