首页>K4H280838E-TCA0>规格书详情
K4H280838E-TCA0中文资料PDF规格书
K4H280838E-TCA0规格书详情
Features
• Double-data-rate architecture; two data transfers per clock cycle
• Bidirectional data strobe(DQS)
• Four banks operation
• Differential clock inputs(CK and CK)
• DLL aligns DQ and DQS transition with CK transition
• MRS cycle with address key programs
-. Read latency 2, 2.5 (clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
• All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
• Data I/O transactions on both edges of data strobe
• Edge aligned data output, center aligned data input
• LDM,UDM/DM for write masking only
• Auto & Self refresh
• 15.6us refresh interval(4K/64ms refresh)
• Maximum burst refresh cycle : 8
• 66pin TSOP II package
产品属性
- 型号:
K4H280838E-TCA0
- 制造商:
SAMSUNG
- 制造商全称:
Samsung semiconductor
- 功能描述:
128Mb DDR SDRAM
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
SAMSUNG |
2016+ |
TSOP |
6523 |
只做进口原装现货!假一赔十! |
询价 | ||
SAM |
23+ |
65480 |
询价 | ||||
SAMSUNG/三星 |
TSOP |
68900 |
原包原标签100%进口原装常备现货! |
询价 | |||
SAMSUNG |
21+ |
TSOP |
35200 |
一级代理/放心采购 |
询价 | ||
SAMSANG |
19+ |
TSOP |
256800 |
原厂代理渠道,每一颗芯片都可追溯原厂; |
询价 | ||
SAMSUNG |
新 |
34 |
全新原装 货期两周 |
询价 | |||
SAMSUNG/三星 |
2023+ |
TSOP |
6893 |
专注全新正品,优势现货供应 |
询价 | ||
SAMSUNG |
2020+ |
TSOP |
80000 |
只做自己库存,全新原装进口正品假一赔百,可开13%增 |
询价 | ||
SAMSUNG |
三年内 |
1983 |
纳立只做原装正品13590203865 |
询价 | |||
SAMSUNG |
2023+ |
TSOP |
80000 |
一级代理/分销渠道价格优势 十年芯程一路只做原装正品 |
询价 |