首页>商情资讯>企业新闻

XC6VLX75T-1FFG784I PDF资料下载

2023-2-27 10:31:00
  • • Three sub-families: • Virtex-6 LXT FPGAs: High-performance logic with ADVANCED.html" target="_blank" title="ADVANCED">ADVANCED ser

• Three sub-families:

• Virtex-6 LXT FPGAs: High-performance logic with

ADVANCED.html" target="_blank" title="ADVANCED">ADVANCED serial connectivity

• Virtex-6 SXT FPGAs: Highest signal processing

capability with advanced serial connectivity

• Virtex-6 HXT FPGAs: Highest bandwidth serial

connectivity

• Compatibility across sub-families

• LXT and SXT devices are footprint compatible in

the same PACKAGE

• Advanced, high-performance FPGA Logic

• Real 6-input look-up table (LUT) TECHNOLOGY

• Dual LUT5 (5-input LUT) option

• LUT/dual flip-flop pair for applications requiring rich

register mix

• Improved routing efficiency

• 64-bit (or two 32-bit) distributed LUT RAM option

per 6-input LUT

• SRL32/dual SRL16 with registered outputs option

• Powerful mixed-mode clock managers (MMCM)

• MMCM blocks provide zero-delay buffering,

frequency synthesis, clock-phase shifting, inputjitter filtering, and phase-matched clock division

• 36-Kb block RAM/FIFOs

• Dual-port RAM blocks

• Programmable

- Dual-port widths up to 36 bits

- Simple dual-port widths up to 72 bits

• Enhanced programmable FIFO logic

• Built-in optional error-correction circuitry

• Optionally use each block as two independent

18 Kb blocks

• High-performance parallel SelectIO™ technology

• 1.2 to 2.5V I/O operation

• Source-synchronous interfacing using

ChipSync™ technology

• Digitally controlled impedance (DCI) active

termination

• Flexible fine-grained I/O banking

• High-speed memory interface support with

integrated write-leveling capability

• Advanced DSP48E1 slices

• 25 x 18, two's complement multiplier/accumulator

• Optional pipelining

• New optional pre-adder to assist filtering

applications

• Optional bitwise logic functionality

• Dedicated cascade connections

• Flexible configuration options

• SPI and Parallel Flash interface

• Multi-bitstream support with dedicated fallback

reconfiguration logic

• Automatic bus width detection

• System Monitor capability on all devices

• On-chip/off-chip thermal and supply voltage

monitoring

• JTAG access to all monitored quantities

• Integrated interface blocks for PCI Express® designs

• Compliant to the PCI Express Base Specification

2.0

• Gen1 (2.5 Gb/s) and Gen2 (5 Gb/s) support with

GTX transceivers

• Endpoint and Root Port capable

• x1, x2, x4, or x8 lane support per block

• GTX transceivers: up to 6.6 Gb/s

• Data rates below 480 Mb/s supported by

oversampling in FPGA logic.

• GTH transceivers: 2.488 Gb/s to beyond 11 Gb/s

• Integrated 10/100/1000 Mb/s Ethernet MAC block

• Supports 1000BASE-X PCS/PMA and SGMII

using GTX transceivers

• Supports MII, GMII, and RGMII using SelectIO

technology resources

• 2500Mb/s support available

• 40 nm copper CMOS process technology

• 1.0V core voltage (-1, -2, -3 speed grades only)

• Lower-power 0.9V core voltage option (-1L speed

grade only)

• High signal-integrity flip-chip packaging available in

standard or Pb-free package options

专业代理,全新到货,大量现货欢迎询问!!!

质优价廉,品质保证!

批号:12+

专业代理全线产品,优势的进货渠道,专业的销售团队,一手货源,全国最低价供应!

为您提供专业、快捷、可靠的产品

深圳斯普仑科技有限公司

Shenzhen Spring Technology Co.,Ltd

地址:深圳市福田区振兴西路101栋华匀大厦730室

Add:Rm 730, Huayun building, Zhenxing Rd, Futian district,Shenzhen City, Guangdong Province 518031

成先生

电话(Tel):(+86-755) 8352 1389/ 8350 5153

传真(Fax):(+86-755) 8350 2530

邮箱: szspl5@aliyun.com

网址:http://www.szspl-ic.com/ http://www.splkj.com/