28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Description This 28-bit 1:2 configurable registered buffer is designed for 1.7V to 1.9V VDD operation. All inputs are compatible with the JEDEC standard for SSTL_18, except the chip-select gate-enable (CSGEN), control (C), and reset (RESET) inputs, which are LVCMOS. All outputs are edge-controlle

文件：539.18 Kbytes 页数：22 Pages

IDT

28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Features • 28-bit 1:2 registered buffer with parity check functionality • Supports SSTL_18 JEDEC specification on data inputs and outputs • Supports LVCMOS switching levels on CSGEN and RESET inputs • Low voltage operation: VDD = 1.7V to 1.9V • Available in 176-ball LFBGA package

文件：737.39 Kbytes 页数：23 Pages

RENESAS

瑞萨

28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Description This 28-bit 1:2 configurable registered buffer is designed for 1.7V to 1.9V VDD operation. All inputs are compatible with the JEDEC standard for SSTL_18, except the chip-select gate-enable (CSGEN), control (C), and reset (RESET) inputs, which are LVCMOS. All outputs are edge-controlle

文件：539.18 Kbytes 页数：22 Pages

IDT

28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Features • 28-bit 1:2 registered buffer with parity check functionality • Supports SSTL_18 JEDEC specification on data inputs and outputs • Supports LVCMOS switching levels on CSGEN and RESET inputs • Low voltage operation: VDD = 1.7V to 1.9V • Available in 176-ball LFBGA package

文件：737.39 Kbytes 页数：23 Pages

RENESAS

瑞萨

28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Renesas

瑞萨