首页 >HEF4520B>规格书列表

型号下载 订购功能描述制造商 上传企业LOGO

HEF4520B

Dual binary counter

DESCRIPTION The HEF4520B is a dual 4-bit internally synchronous binary counter. The counter has an active HIGH clock input (CP0) and an active LOW clock input (CP1), buffered outputs from all four bit positions (O0to O3) and an active HIGH overriding asynchronous master reset input (MR). The cou

文件:64.81 Kbytes 页数:7 Pages

PHI

飞利浦

PHI

HEF4520B

Dual binary counter

1. General description The HEF4520B is a dual 4-bit internally synchronous binary counter with two clock inputs (nCP0 and nCP1), buffered outputs from all four bit positions (nQ0 to nQ3) and an asynchronous master reset input (nMR). The counter advances on either the LOW-to-HIGH transition of n

文件:219.09 Kbytes 页数:12 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

HEF4520B

Tolerant of slow clock rise and fall times

文件:159.11 Kbytes 页数:14 Pages

恩XP

恩XP

HEF4520BD

Dual binary counter

DESCRIPTION The HEF4520B is a dual 4-bit internally synchronous binary counter. The counter has an active HIGH clock input (CP0) and an active LOW clock input (CP1), buffered outputs from all four bit positions (O0to O3) and an active HIGH overriding asynchronous master reset input (MR). The cou

文件:64.81 Kbytes 页数:7 Pages

PHI

飞利浦

PHI

HEF4520BF

Dual binary counter

DESCRIPTION The HEF4520B is a dual 4-bit internally synchronous binary counter. The counter has an active HIGH clock input (CP0) and an active LOW clock input (CP1), buffered outputs from all four bit positions (O0to O3) and an active HIGH overriding asynchronous master reset input (MR). The cou

文件:64.81 Kbytes 页数:7 Pages

PHI

飞利浦

PHI

HEF4520BN

Dual binary counter

DESCRIPTION The HEF4520B is a dual 4-bit internally synchronous binary counter. The counter has an active HIGH clock input (CP0) and an active LOW clock input (CP1), buffered outputs from all four bit positions (O0to O3) and an active HIGH overriding asynchronous master reset input (MR). The cou

文件:64.81 Kbytes 页数:7 Pages

PHI

飞利浦

PHI

HEF4520BP

Dual binary counter

DESCRIPTION The HEF4520B is a dual 4-bit internally synchronous binary counter. The counter has an active HIGH clock input (CP0) and an active LOW clock input (CP1), buffered outputs from all four bit positions (O0to O3) and an active HIGH overriding asynchronous master reset input (MR). The cou

文件:64.81 Kbytes 页数:7 Pages

PHI

飞利浦

PHI

HEF4520BT

Dual binary counter

DESCRIPTION The HEF4520B is a dual 4-bit internally synchronous binary counter. The counter has an active HIGH clock input (CP0) and an active LOW clock input (CP1), buffered outputs from all four bit positions (O0to O3) and an active HIGH overriding asynchronous master reset input (MR). The cou

文件:64.81 Kbytes 页数:7 Pages

PHI

飞利浦

PHI

HEF4520BT

Dual binary counter

1. General description The HEF4520B is a dual 4-bit internally synchronous binary counter with two clock inputs (nCP0 and nCP1), buffered outputs from all four bit positions (nQ0 to nQ3) and an asynchronous master reset input (nMR). The counter advances on either the LOW-to-HIGH transition of n

文件:219.09 Kbytes 页数:12 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

HEF4520BP

Tolerant of slow clock rise and fall times

文件:159.11 Kbytes 页数:14 Pages

恩XP

恩XP

技术参数

  • VCC (V):

    3.0 - 15

  • Output drive capability (mA):

    ± 2.4

  • Logic switching levels:

    CMOS

  • tpd (ns):

    15

  • Power dissipation considerations:

    medium

  • Tamb (°C):

    -40~85

  • Rth(j-a) (K/W):

    90

  • Ψth(j-top) (K/W):

    8.7

  • Rth(j-c) (K/W):

    49.5

  • Package name:

    SO16

供应商型号品牌批号封装库存备注价格
恩XP
SOP16
10272
正品原装--自家现货-实单可谈
询价
PHI
25+
SOP
3200
绝对原装自家现货!真实库存!欢迎来电!
询价
PHI
91+
SOP16
1328
全新原装进口自己库存优势
询价
PHI
00+/01+
DIP
277
全新原装100真实现货供应
询价
PHI
25+
SOP
1623
长期原装现货,特价供应!
询价
25+
10000
百分百原装正品 真实公司现货库存 本公司只做原装 可
询价
恩XP
2016+
SOP16
10272
只做原装,假一罚十,公司可开17%增值税发票!
询价
PHI
25+
TQFP208
18000
原厂直接发货进口原装
询价
恩XP
15+
SOP16
11560
全新原装,现货库存,长期供应
询价
PHI
16+
SOP
836
全新原装现货
询价
更多HEF4520B供应商 更新时间2025-10-11 10:20:00