14-stage ripple-carry binary counter/divider and oscillator

DESCRIPTION The HEF4060B is a 14-stage ripple-carry binary counter/divider and oscillator with three oscillator terminals (RS, RTC and CTC), ten buffered outputs (O3 to O9 and O11 to O13) and an overriding asynchronous master reset input (MR). The oscillator configuration allows design of eithe

文件：110.58 Kbytes 页数：7 Pages

PHI

PHI

MSI 14-stage ripple-carry binary counter/divider and oscillator

DESCRIPTION The HEF4060B is a 14-stage ripple-carry binary counter/divider and oscillator with three oscillator terminals (RS, RTC and CTC), ten buffered outputs (O3 to O9 and O11 to O13) and an overriding asynchronous master reset input (MR). The oscillator configuration allows design of eithe

文件：109.09 Kbytes 页数：7 Pages

PHI

PHI

14-stage ripple-carry binary counter/divider and oscillator

1. General description The HEF4060B is a 14-stage ripple-carry counter/divider and oscillator with three oscillator terminals (RS, REXT and CEXT), ten buffered parallel outputs (Q3 to Q9 and Q11 to Q13) and an overriding asynchronous master reset (MR). The oscillator configuration allows design

文件：255.99 Kbytes 页数：14 Pages

NEXPERIA

安世

MSI 14-stage ripple-carry binary counter/divider and oscillator

DESCRIPTION The HEF4060B is a 14-stage ripple-carry binary counter/divider and oscillator with three oscillator terminals (RS, RTC and CTC), ten buffered outputs (O3 to O9 and O11 to O13) and an overriding asynchronous master reset input (MR). The oscillator configuration allows design of eithe

文件：109.09 Kbytes 页数：7 Pages

PHI

PHI

14-stage ripple-carry binary counter/divider and oscillator

1. General description The HEF4060B-Q100 is a 14-stage ripple-carry counter/divider and oscillator with three oscillator terminals (RS, REXT and CEXT), ten buffered parallel outputs (Q3 to Q9 and Q11 to Q13) and an overriding asynchronous master reset (MR). The oscillator configuration allows d

文件：238.65 Kbytes 页数：13 Pages

NEXPERIA

安世

14-stage ripple-carry binary counter/divider and oscillator

1. General description The HEF4060B is a 14-stage ripple-carry counter/divider and oscillator with three oscillator terminals (RS, REXT and CEXT), ten buffered parallel outputs (Q3 to Q9 and Q11 to Q13) and an overriding asynchronous master reset (MR). The oscillator configuration allows design

文件：255.99 Kbytes 页数：14 Pages

NEXPERIA

安世

14-stage ripple-carry binary counter/divider and oscillator

文件：726.27 Kbytes 页数：14 Pages

NEXPERIA

安世

14-stage ripple-carry binary counter/divider and oscillator

The HEF4060B is a 14-stage ripple-carry binary counter/divider and oscillator with three oscillator terminals (RS, REXT and CEXT), ten buffered outputs (Q3 to Q9 and Q11 to Q13) and an overriding asynchronous master reset input (MR).\n The oscillator configuration allows design of either RC or cr • Tolerant of slow clock rise and fall times\n• Fully static operation\n• 5 V, 10 V, and 15 V parametric ratings\n• Standardized symmetrical output characteristics\n• Inputs and outputs are protected against electrostatic effects\n• Specified from -40 ℃ to +85 ℃\n• Complies with JEDEC standard JESD ;

Nexperia

安世

14-stage ripple-carry binary counter/divider and oscillator

The HEF4060B-Q100 is a 14-stage ripple-carry binary counter/divider and oscillator. It has three oscillator terminals (RS, REXT and CEXT) and ten buffered outputs (Q3 to Q9 and Q11 to Q13). It also has an overriding asynchronous master reset input (MR).\n The oscillator configuration allows the d • Automotive product qualification in accordance with AEC-Q100 (Grade 3)• Specified from -40 °C to +85 °C\n\n• Tolerant of slow clock rise and fall times\n• Fully static operation\n• 5 V, 10 V, and 15 V parametric ratings\n• Standardized symmetrical output characteristics\n• Inputs and outputs are p;

Nexperia

安世

14-stage ripple-carry binary counter/divider and oscillator

The HEF4060B is a 14-stage ripple-carry binary counter/divider and oscillator with three oscillator terminals (RS, REXT and CEXT), ten buffered outputs (Q3 to Q9 and Q11 to Q13) and an overriding asynchronous master reset input (MR).\n The oscillator configuration allows design of either RC or cr • Tolerant of slow clock rise and fall times\n• Fully static operation\n• 5 V, 10 V, and 15 V parametric ratings\n• Standardized symmetrical output characteristics\n• Inputs and outputs are protected against electrostatic effects\n• Specified from -40 ℃ to +85 ℃\n• Complies with JEDEC standard JESD ;

Nexperia

安世