Dual D-type Flip-Flops (with Preset and Clear)

Description The flip-flop has independent data, preset, clear, and clock inputs and Q and Q outputs. The logic level present at the data input is transferred to the output during the positive going transition to the clock pulse. Preset and clear are independent of the clock and accomplished by a

文件：108.32 Kbytes 页数：8 Pages

RENESAS

瑞萨

Dual D-type Flip-Flops (with Preset and Clear)

文件：169.7 Kbytes 页数：10 Pages

RENESAS

瑞萨

General-Purpose Logics-HD/RD74HC Series

Renesas

瑞萨

Dual D Flip-Flop with Set and Reset

Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS The MC74HC74A is identical in pinout to the LS74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device consists of two D flip−flops with indi

文件：187.86 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

Dual D Flip-Flop with Set and Reset

Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS The MC74HC74A is identical in pinout to the LS74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device consists of two D flip−flops with indi

文件：187.86 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

Dual D Flip-Flop with Set and Reset

Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS The MC74HC74A is identical in pinout to the LS74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device consists of two D flip−flops with indi

文件：187.86 Kbytes 页数：8 Pages

ONSEMI

安森美半导体