Triple, 200 mA, Low Noise, High PSRR Voltage Regulator

GENERAL DESCRIPTION The ADP320 200 mA triple output LDO combines high PSRR, low noise, low quiescent current, and low dropout voltage in a voltage regulator ideally suited for wireless applications with demanding performance and board space requirements. The low quiescent current, low dropout vo

文件：716.53 Kbytes 页数：20 Pages

AD

亚德诺

三通道、200 mA、低噪声、高PSRR电压调节器

ADP320是一款200 mA三路输出LDO，集高电源抑制比(PSRR)、低噪声、低静态电流和低压差于一体，适合对性能和电路板空间要求严苛的无线应用。 ADP320三通道LDO的低静态电流、低压差和宽输入电压范围可延长便携式设备的电池使用时间。在频率高达100 KHz时，该器件能保持60 dB以上的电源抑制性能，而所需的电压裕量则很低。与LDO竞争产品相比，ADP320的噪声低得多，而且不需要噪声旁路电容。\n\n ADP320提供16引脚3x3mm小型LFCSP封装，利用1 μF ±30%小陶瓷输出电容便可稳定工作，因此能以最小的电路板面积满足各种便携式电源需求。 • 偏置电压范围(VBIAS)：2.5 V至5.5 V\n \n• LDO输入电压范围（VIN1/VIN2、VIN3）：1.8 V至5.5 V\n \n• 三个200 mA低压差调节器\n \n• 16引脚、3 mm × 3 mm LFCSP封装\n \n• 初始精度：±1%\n \n• 采用1 µF陶瓷输出电容便可稳定工作\n \n• 无需噪声旁路电容\n \n• 3个独立的逻辑控制使能引脚\n \n• 过流和热保护\n 主要规格特性 \n• 高PSRR\n• 76 dB（最高至1 kHz）\n\n• PSRR：70 dB (10 kHz)\n\n• PSRR：60 dB (100 ;

ADI

亚德诺

2-Phase IMVP-II & IMVP-III Core Controller for Mobile CPUs

GENERAL DESCRIPTION The ADP3203 is a 1- or 2-phase hysteretic peak current dc-to-dc buck converter controller dedicated to power a mobile processor’s core. The optimized low voltage design is powered from the 3.3 V system supply and draws only 10 µA maximum in shutdown. The nominal output volta

文件：153.74 Kbytes 页数：12 Pages

AD

亚德诺

2-Phase IMVP-II & IMVP-III Core Controller for Mobile CPUs

GENERAL DESCRIPTION The ADP3203 is a 1- or 2-phase hysteretic peak current dc-to-dc buck converter controller dedicated to power a mobile processor’s core. The optimized low voltage design is powered from the 3.3 V system supply and draws only 10 µA maximum in shutdown. The nominal output volta

文件：153.74 Kbytes 页数：12 Pages

AD

亚德诺

2-Phase IMVP-II & IMVP-III Core Controller for Mobile CPUs

GENERAL DESCRIPTION The ADP3203 is a 1- or 2-phase hysteretic peak current dc-to-dc buck converter controller dedicated to power a mobile processor’s core. The optimized low voltage design is powered from the 3.3 V system supply and draws only 10 µA maximum in shutdown. The nominal output volta

文件：153.74 Kbytes 页数：12 Pages

AD

亚德诺

2-Phase IMVP-II & IMVP-III Core Controller for Mobile CPUs

GENERAL DESCRIPTION The ADP3203 is a 1- or 2-phase hysteretic peak current dc-to-dc buck converter controller dedicated to power a mobile processor’s core. The optimized low voltage design is powered from the 3.3 V system supply and draws only 10 µA maximum in shutdown. The nominal output volta

文件：153.74 Kbytes 页数：12 Pages

AD

亚德诺

3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs

GENERAL DESCRIPTION The ADP3204 is a 1-, 2-, or 3-phase hysteretic peak current dc-to-dc buck converter controller dedicated to power a mobile processor’s core. The optimized low voltage design is powered from the 3.3 V system supply. The nominal output voltage is set by a 5-bit VID code. To ac

文件：1.31522 Mbytes 页数：16 Pages

AD

亚德诺

3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs

GENERAL DESCRIPTION The ADP3204 is a 1-, 2-, or 3-phase hysteretic peak current dc-to-dc buck converter controller dedicated to power a mobile processor’s core. The optimized low voltage design is powered from the 3.3 V system supply. The nominal output voltage is set by a 5-bit VID code. To ac

文件：1.31522 Mbytes 页数：16 Pages

AD

亚德诺

3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs

GENERAL DESCRIPTION The ADP3204 is a 1-, 2-, or 3-phase hysteretic peak current dc-to-dc buck converter controller dedicated to power a mobile processor’s core. The optimized low voltage design is powered from the 3.3 V system supply. The nominal output voltage is set by a 5-bit VID code. To ac

文件：1.31522 Mbytes 页数：16 Pages

AD

亚德诺

3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs

GENERAL DESCRIPTION The ADP3204 is a 1-, 2-, or 3-phase hysteretic peak current dc-to-dc buck converter controller dedicated to power a mobile processor’s core. The optimized low voltage design is powered from the 3.3 V system supply. The nominal output voltage is set by a 5-bit VID code. To ac

文件：1.31522 Mbytes 页数：16 Pages

AD

亚德诺