1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs

GENERAL DESCRIPTION The AD9515 features a two-output clock distribution IC in a design that emphasizes low jitter and phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements also benefit from this part. There are two independe

文件：407.42 Kbytes 页数：28 Pages

AD

亚德诺

类别：开发板，套件，编程器 评估和演示板及套件 描述：BOARD EVAL CLOCK 2CH AD9515

AD

亚德诺

1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs

GENERAL DESCRIPTION The AD9515 features a two-output clock distribution IC in a design that emphasizes low jitter and phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements also benefit from this part. FEATURES 1.6 GHz differ

文件：656.95 Kbytes 页数：28 Pages

AD

亚德诺

1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs

GENERAL DESCRIPTION The AD9515 features a two-output clock distribution IC in a design that emphasizes low jitter and phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements also benefit from this part. There are two independe

文件：407.42 Kbytes 页数：28 Pages

AD

亚德诺

1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs

GENERAL DESCRIPTION The AD9515 features a two-output clock distribution IC in a design that emphasizes low jitter and phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements also benefit from this part. There are two independe

文件：407.42 Kbytes 页数：28 Pages

AD

亚德诺