Low Jitter Clock Generator with Eight LVPECL Outputs

GENERAL DESCRIPTION The AD9525 is designed to support converter clock requirements for long-term evolution (LTE) and multicarrier GSM base station designs. The AD9525 provides a low power, multioutput, clock distribution function with low jitter performance, along with an on-chip PLL that can be

文件：1.30363 Mbytes 页数：48 Pages

AD

亚德诺

Low Jitter Clock Generator with Eight LVPECL Outputs

GENERAL DESCRIPTION The AD9525 is designed to support converter clock requirements for long-term evolution (LTE) and multicarrier GSM base station designs. The AD9525 provides a low power, multioutput, clock distribution function with low jitter performance, along with an on-chip PLL that can be

文件：1.30363 Mbytes 页数：48 Pages

AD

亚德诺

类别：开发板，套件，编程器 评估和演示板及套件 描述：BOARD EVAL FOR AD9525

AD

亚德诺

包装：散装 功能：时钟发生器 类别：开发板，套件，编程器 评估和演示板及套件 描述：KIT EVAL FOR CRO29508

AD

亚德诺