Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs

GENERAL DESCRIPTION The AD9572 provides a multioutput clock generator function along with two on-chip PLL cores, optimized for fiber channel line card applications that include an Ethernet interface. The integer-N PLL design is based on the Analog Devices, Inc., proven portfolio of high performan

文件：421.72 Kbytes 页数：20 Pages

AD

亚德诺

Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs

GENERAL DESCRIPTION The AD9572 provides a multioutput clock generator function along with two on-chip PLL cores, optimized for fiber channel line card applications that include an Ethernet interface. The integer-N PLL design is based on the Analog Devices, Inc., proven portfolio of high performan

文件：421.72 Kbytes 页数：20 Pages

AD

亚德诺

Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs

GENERAL DESCRIPTION The AD9572 provides a multioutput clock generator function along with two on-chip PLL cores, optimized for fiber channel line card applications that include an Ethernet interface. The integer-N PLL design is based on the Analog Devices, Inc., proven portfolio of high performan

文件：421.72 Kbytes 页数：20 Pages

AD

亚德诺

Package：40-WFQFN 裸露焊盘，CSP；包装：托盘 类别：集成电路（IC） 时钟发生器，PLL，频率合成器 描述：IC PLL CLOCK GEN 25MHZ 40LFCSP

AD

亚德诺

Package：40-WFQFN 裸露焊盘，CSP；包装：卷带（TR） 类别：集成电路（IC） 时钟发生器，PLL，频率合成器 描述：IC PLL CLOCK GEN 25MHZ 40LFCSP

AD

亚德诺

Package：40-WFQFN 裸露焊盘，CSP；包装：卷带（TR） 类别：集成电路（IC） 时钟发生器，PLL，频率合成器 描述：IC PLL CLOCK GEN 25MHZ 40LFCSP

AD

亚德诺