丝印：A32；Package：SOT505-2；Dual 2-input OR gate

1. General description The 74AHC2G32; 74AHCT2G32 are high-speed Si-gate CMOS devices. They provide two 2-input OR gates. The AHC device has CMOS input switching levels and supply voltage range 2 V to 5.5 V. The AHCT device has TTL input switching levels and supply voltage range 4.5 V to 5.5 V

文件：211.6 Kbytes 页数：11 Pages

NEXPERIA

安世

丝印：A32；Package：SOT505-2；Dual 2-input OR gate

1. General description The 74AHC2G32; 74AHCT2G32 are high-speed Si-gate CMOS devices. They provide two 2-input OR gates. The AHC device has CMOS input switching levels and supply voltage range 2 V to 5.5 V. The AHCT device has TTL input switching levels and supply voltage range 4.5 V to 5.5 V

文件：211.29 Kbytes 页数：11 Pages

NEXPERIA

安世

丝印：A32；Package：LFCSP；Precision, Ultralow Noise, RRIO, Zero-Drift Op Amp

FEATURES Low offset voltage: 2.5 μV maximum Low offset voltage drift: 0.015 μV/°C maximum Low noise 5.6 nV/√Hz at f = 1 kHz, AV = +100 97 nV p-p at f = 0.1 Hz to 10 Hz, AV = +100 Open-loop gain: 130 dB minimum CMRR: 135 dB minimum PSRR: 130 dB minimum Unity-gain crossover: 4 MHz Gain ban

文件：690.89 Kbytes 页数：24 Pages

AD

亚德诺

丝印：A32；Package：LFCSP；Precision, Ultralow Noise, RRIO, Zero-Drift Op Amp

FEATURES Low offset voltage: 2.5 μV maximum Low offset voltage drift: 0.015 μV/°C maximum Low noise 5.6 nV/√Hz at f = 1 kHz, AV = +100 97 nV p-p at f = 0.1 Hz to 10 Hz, AV = +100 Open-loop gain: 130 dB minimum CMRR: 135 dB minimum PSRR: 130 dB minimum Unity-gain crossover: 4 MHz Gain ban

文件：690.89 Kbytes 页数：24 Pages

AD

亚德诺

丝印：A32；Package：MSOP；Precision, Ultralow Noise, RRIO, Zero-Drift Op Amp

FEATURES Low offset voltage: 2.5 μV maximum Low offset voltage drift: 0.015 μV/°C maximum Low noise 5.6 nV/√Hz at f = 1 kHz, AV = +100 97 nV p-p at f = 0.1 Hz to 10 Hz, AV = +100 Open-loop gain: 130 dB minimum CMRR: 135 dB minimum PSRR: 130 dB minimum Unity-gain crossover: 4 MHz Gain ban

文件：690.89 Kbytes 页数：24 Pages

AD

亚德诺

丝印：A32；Package：MSOP；Precision, Ultralow Noise, RRIO, Zero-Drift Op Amp

FEATURES Low offset voltage: 2.5 μV maximum Low offset voltage drift: 0.015 μV/°C maximum Low noise 5.6 nV/√Hz at f = 1 kHz, AV = +100 97 nV p-p at f = 0.1 Hz to 10 Hz, AV = +100 Open-loop gain: 130 dB minimum CMRR: 135 dB minimum PSRR: 130 dB minimum Unity-gain crossover: 4 MHz Gain ban

文件：690.89 Kbytes 页数：24 Pages

AD

亚德诺

丝印：A32；Package：MSOP；Precision, Ultralow Noise, RRIO, Zero-Drift Op Amp

FEATURES Low offset voltage: 2.5 μV maximum Low offset voltage drift: 0.015 μV/°C maximum Low noise 5.6 nV/√Hz at f = 1 kHz, AV = +100 97 nV p-p at f = 0.1 Hz to 10 Hz, AV = +100 Open-loop gain: 130 dB minimum CMRR: 135 dB minimum PSRR: 130 dB minimum Unity-gain crossover: 4 MHz Gain ban

文件：690.89 Kbytes 页数：24 Pages

AD

亚德诺

丝印：A32；Package：SOT-23；30VN-ChannelEnhancementModeMOSFET–ESDProtected

Features RDS(ON),VGS@4.5V,ID@1.6A

文件：677.63 Kbytes 页数：6 Pages

PANJIT

強茂

丝印：a32；Package：SC-74A；2-input OR gate

文件：686.57 Kbytes 页数：13 Pages

NEXPERIA

安世

丝印：A32；Package：VSSOP8；Automotive product qualification in accordance with AEC-Q100

文件：212.37 Kbytes 页数：11 Pages

NEXPERIA

安世