丝印：81008Q；Package：VQFN-HR；TPS6281x-Q1 2.75-V to 6-V Adjustable-Frequency Step-Down Converter

文件：3.19179 Mbytes 页数：44 Pages

TI

德州仪器

丝印：8100MQ；Package：VQFN-HR；TPS6281x-Q1 2.75-V to 6-V Adjustable-Frequency Step-Down Converter

文件：5.10711 Mbytes 页数：46 Pages

TI

德州仪器

丝印：8100MQ；Package：VQFN-HR；TPS6281x-Q1 2.75-V to 6-V Adjustable-Frequency Step-Down Converter

文件：5.96868 Mbytes 页数：53 Pages

TI

德州仪器

FemtoClock™ Dual VCXO Video PLL

The 810001-21 is a PLL based synchronous clock generator that is optimized for digital video clock jitter attenuation and frequency translation. The device contains two internal frequency multiplication stages that are cascaded in series. The first stage is a VCXO PLL that is optimized to provide re ·Jitter attenuation and frequency translation of video clock signals\n·Supports SMPTE 292M, ITU-R Rec. 601/656 and MPEG-transport clocks\n·Support of High-Definition (HD) and Standard-Definition (SD) pixel rates\n·Dual VCXO-PLL supports both 60 and 59.94Hz base frame rates in one device\n·Supports b;

Renesas

瑞萨

FemtoClock™ Dual VCXO Video PLL

The 810001-22 is a PLL based synchronous clock generator that is optimized for digital video clock jitter attenuation and frequency translation. The device contains two internal frequency multiplication stages that are cascaded in series. The first stage is a VCXO PLL that is optimized to provide re Jitter attenuation and frequency translation of video clock signals\nSupports SMTPE 292M, ITU-R Rec. 601/656 and MPEG-transport clocks\nSupport of High-Definition (HD) and Standard-Definition (SD) pixel rates\nDual VCXO-PLL supports both 60 and 59.94Hz base frame rates in one device\nDual PLL mode f;

Renesas

瑞萨

保险丝本体、帽、盖及端子

Littelfuse

力特