Quad 2-input NOR gate

General description The 74VHC02; 74VHCT02 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7-A. The 74VHC02; 74VHCT02 provide a quad 2-input NOR function. Features ■ Balanced propagation del

文件：92.49 Kbytes 页数：14 Pages

恩XP

Quad 2-input NOR gate

1. General description The 74VHC02; 74VHCT02 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7-A. The 74VHC02; 74VHCT02 provide a quad 2-input NOR function. 2. Features and benefits • Bala

文件：225.7 Kbytes 页数：12 Pages

NEXPERIA

安世

Quad 2-input NOR gate

General description The 74VHC02-Q100; 74VHCT02-Q100 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7-A. The 74VHC02-Q100; 74VHCT02-Q100 provide a quad 2-input NOR function. This product has

文件：703.35 Kbytes 页数：15 Pages

NEXPERIA

安世

Quad 2-input NOR gate

The 74VHC02; 74VHCT02 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7-A.\n The 74VHC02; 74VHCT02 provide a quad 2-input NOR function. • Balanced propagation delays\n• All inputs have a Schmitt-trigger action\n• Inputs accept voltages higher than VCC\n• Input levels:• The 74VHC02 operates with CMOS input level\n• The 74VHCT02 operates with TTL input level\n\n• ESD protection:• HBM JESD22-A114E exceeds 2000 V\n• MM JESD22-A115-A exc;

Nexperia

安世

Quad 2-input NOR gate

The 74VHC02-Q100; 74VHCT02-Q100 are high-speed Si‑gate CMOS devices and are pin compatible with Low‑power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7‑A.\n The 74VHC02-Q100; 74VHCT02-Q100 provide a quad 2‑input NOR function.\n This product has been qualified • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40°C to +85°C and from -40°C to +125°C\n\n• Balanced propagation delays\n• All inputs have a Schmitt-trigger action\n• Inputs accept voltages higher than VCC\n• Input levels:• The 74VHC02-Q100 operates with CMO;

Nexperia

安世

Package：14-SOIC（0.154"，3.90mm 宽）；包装：卷带（TR） 类别：集成电路（IC） 门和反相器 描述：IC GATE NOR 4CH 2-INP 14SO

Nexperia USA Inc.

Package：14-SOIC（0.154"，3.90mm 宽）；包装：卷带（TR） 类别：集成电路（IC） 门和反相器 描述：IC GATE NOR 4CH 2-INP 14SO

Nexperia USA Inc.