丝印：V3；Package：SOT1203；2-channel analog multiplexer/demultiplexer

1. General description The 74LVC2G53 is a single-pole double-throw analog switch with a digital select input (S), two independent inputs/outputs (Y0 and Y1), a common input/output (Z) and a digital enable input (E). When E is HIGH, the switch is turned off. Inputs can be driven from either 3.3

文件：329.14 Kbytes 页数：23 Pages

NEXPERIA

安世

2-channel analog multiplexer/demultiplexer

The 74LVC2G53 is a low-power, low-voltage, high-speed, Si-gate CMOS device.\n The 74LVC2G53 provides one analog multiplexer/demultiplexer with a digital select input (S), twoindependent inputs/outputs (Y0 and Y1), a common input/output (Z) and an active LOW enable input (E). When pin E is HIGH, t • Wide supply voltage range from 1.65 V to 5.5 V\n• Very low ON resistance:• 7.5 Ω (typical) at VCC = 2.7 V\n• 6.5 Ω (typical) at VCC = 3.3 V\n• 6 Ω (typical) at VCC = 5 V\n\n• Switch current capability of 32 mA\n• High noise immunity\n• CMOS low-power consumption\n• TTL interface compatibility at 3;

Nexperia

安世

2-channel analog multiplexer/demultiplexer

文件：139.59 Kbytes 页数：24 Pages

PHI

PHI

2-channel analog multiplexer/demultiplexer

1. General description The 74LVC2G53 is a single-pole double-throw analog switch with a digital select input (S), two independent inputs/outputs (Y0 and Y1), a common input/output (Z) and a digital enable input (E). When E is HIGH, the switch is turned off. Inputs can be driven from either 3.3

文件：329.14 Kbytes 页数：23 Pages

NEXPERIA

安世