Dual inverter

The 74LVC2G04 provides the dual inverting buffer.\n Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in a mixed 3.3 V and 5 V environment.\n This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry dis • Wide supply voltage range from 1.65 V to 5.5 V\n• 5 V tolerant inputs for interfacing with 5 V logic\n• High noise immunity\n• Complies with JEDEC standard:• JESD8-7 (1.65 V to 1.95 V)\n• JESD8-5 (2.3 V to 2.7 V)\n• JESD8B/JESD36 (2.7 V to 3.6 V)\n\n• ESD protection:• HBM JESD22-A114F exceeds 2000;

Nexperia

安世

丝印：V4；Package：SOT1255-2；Dual inverter

1. General description The 74LVC2G04 is a dual inverter. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise a

文件：252.15 Kbytes 页数：16 Pages

NEXPERIA

安世

包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 类别：集成电路（IC） 门和反相器 描述：74LVC2G04GX/SOT1255/X2SON6

NEXPERIA

安世

DUAL INVERTER GATE

文件：366.63 Kbytes 页数：13 Pages

TI

德州仪器

DUAL INVERTER GATE

文件：388.99 Kbytes 页数：15 Pages

TI

德州仪器

DUAL INVERTER GATE

文件：518.96 Kbytes 页数：14 Pages

TI

德州仪器