Low-power configurable multiple function gate

The 74LVC1G97 is a configurable multiple function gate with Schmitt-trigger inputs. The device can be configured as any of the following logic functions MUX, AND, OR, NAND, NOR, inverter and buffer; using the 3-bit input. All inputs can be connected to VCC or GND.\n Inputs can be driven from eith • Wide supply voltage range from 1.65 V to 5.5 V\n• 5 V tolerant input/output for interfacing with 5 V logic\n• High noise immunity\n• Complies with JEDEC standard:• JESD8-7 (1.65 V to 1.95 V)\n• JESD8-5 (2.3 V to 2.7 V)\n• JESD8B/JESD36 (2.7 V to 3.6 V).\n\n• ±24 mA output drive (VCC = 3.0 V)\n• ES;

Nexperia

安世

丝印：YV；Package：X2SON6；Low-power configurable multiple function gate

文件：281.61 Kbytes 页数：20 Pages

NEXPERIA

安世

Package：6-XFDFN；包装：管件 类别：集成电路（IC） 门和反相器 - 多功能，可配置 描述：74LVC1G97GX/SOT1255/X2SON6

Nexperia USA Inc.

Configurable Multiple-Function Gate

Description The HD74LVC1G97 has configurable multiple–function gate in a 6-pin package. The Output state is determined by eight patterns of 3–bit input. The user can choose the logic functions AND, NAND, OR, NOR, INVERTER, Non–Invert Buffer, Data Selector. Low voltage and high-speed operation is

文件：2.19753 Mbytes 页数：11 Pages

RENESAS

瑞萨

Configurable Multiple-Function Gate

Description The HD74LVC1G97 has configurable multiple–function gate in a 6-pin package. The Output state is determined by eight patterns of 3–bit input. The user can choose the logic functions AND, NAND, OR, NOR, INVERTER, Non–Invert Buffer, Data Selector. Low voltage and high-speed operation is

文件：2.19753 Mbytes 页数：11 Pages

RENESAS

瑞萨

Configurable Multiple-Function Gate

Description The HD74LVC1G97 has configurable multiple–function gate in a 6-pin package. The Output state is determined by eight patterns of 3–bit input. The user can choose the logic functions AND, NAND, OR, NOR, INVERTER, Non–Invert Buffer, Data Selector. Low voltage and high-speed operation is

文件：2.19753 Mbytes 页数：11 Pages

RENESAS

瑞萨