Single D-type flip-flop with reset; positive-edge trigger

The 74LVC1G175-Q100 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output. The master reset (MR) is an asynchronous active LOW input and operates independently of the clock input. Informatio • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n\n• Wide supply voltage range from 1.65 V to 5.5 V\n• 5 V tolerant inputs for interfacing with 5 V logic\n• High noise immunity\n• Complies with JEDEC standard:• JESD;

Nexperia

安世

丝印：75；Package：SC-74；Single D-type flip-flop with reset; positive-edge trigger

文件：221.12 Kbytes 页数：13 Pages

NEXPERIA

安世

Package：SC-74，SOT-457；包装：管件 功能：复位 类别：集成电路（IC） 触发器 描述：IC FF D-TYPE SNGL 1BIT 6TSOP

Nexperia USA Inc.

SOT-363

ON

上传：深圳市麒裕半导体科技有限公司

SOT353

NEXPERIA/安世

上传：深圳市赛特兴科技有限公司