Single 3-input AND gate

General description The 74LVC1G11 is a high-performance, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment. This d

文件：71.4 Kbytes 页数：14 Pages

PHI

飞利浦

Single 3-input AND gate

General description The 74LVC1G11 is a high-performance, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment. This d

文件：195.35 Kbytes 页数：17 Pages

PHI

飞利浦

Single 3-input AND gate

General description The 74LVC1G11 provides a single 3-input AND gate. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment. Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input

文件：84.79 Kbytes 页数：14 Pages

恩XP

丝印：VU；Package：SOT363-2；Single 3-input AND gate

1. General description The 74LVC1G11 is a single 3-input AND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower i

文件：261.399 Kbytes 页数：16 Pages

NEXPERIA

安世

丝印：VU；Package：SC-88；Single 3-input AND gate

文件：777.07 Kbytes 页数：13 Pages

NEXPERIA

安世

Single 3-input AND gate

The 74LVC1G11 provides a single 3-input AND gate.\n The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.\n Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and fall • Wide supply voltage range from 1.65 V to 5.5 V\n• 5 V tolerant inputs for interfacing with 5 V logic\n• High noise immunity\n• Complies with JEDEC standard:• JESD8-7 (1.65 V to 1.95 V)\n• JESD8-5 (2.3 V to 2.7 V)\n• JESD8-B/JESD36 (2.7 V to 3.6 V)\n\n• ±24 mA output drive (VCC = 3.0 V)\n• ESD prot;

Nexperia

安世

Single 3-input AND gate

The 74LVC1G11-Q100 provides a single 3-input AND gate.\n The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.\n Schmitt trigger action at all inputs makes the circuit highly tolerant to slower input rise and • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n\n• Wide supply voltage range from 1.65 V to 5.5 V\n• 5 V tolerant inputs for interfacing with 5 V logic\n• High noise immunity\n• Complies with JEDEC standard:• JESD;

Nexperia

安世

Package：6-TSSOP，SC-88，SOT-363；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 类别：集成电路（IC） 门和反相器 描述：IC GATE AND 1CH 3-INP 6TSSOP

Nexperia USA Inc.

Package：6-TSSOP，SC-88，SOT-363；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 类别：集成电路（IC） 门和反相器 描述：IC GATE AND 1CH 3-INP 6TSSOP

Nexperia USA Inc.