PLL with bandgap controlled VCO

GENERAL DESCRIPTION The 74HCT9046A is a high-speed Si-gate CMOS device. It is specified in compliance with “JEDEC standard no. 7A”. FEATURES • Low power consumption • Centre frequency up to 17 MHz (typ.) at VCC = 5.5 V • Choice of two phase comparators(1): – EXCLUSIVE-OR (PC

文件：240.35 Kbytes 页数：40 Pages

PHI

PHI

PLL with band gap controlled VCO

General description The 74HCT9046A is a high-speed Si-gate CMOS device. It is specified in compliance with JEDEC standard no 7A. Features ■ Operation power supply voltage range from 4.5 V to 5.5 V ■ Low power consumption ■ Inhibit control for ON/OFF keying and for low standby powe

文件：230.81 Kbytes 页数：43 Pages

恩XP

PLL with band gap controlled VCO

1. General description The 74HCT9046A. This device features reduced input threshold levels to allow interfacing to TTL logic levels. Inputs also include clamp diodes, this enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits

文件：667.87 Kbytes 页数：36 Pages

NEXPERIA

安世

PLL with band gap controlled VCO

The 74HCT9046A. This device features reduced input threshold levels to allow interfacing to TTL logic levels. Inputs also include clamp diodes, this enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. • Operation power supply voltage range from 4.5 V to 5.5 V\n• Low power consumption\n• Complies with JEDEC standard no. 7A\n• Inhibit control for ON/OFF keying and for low standby power consumption\n• center frequency up to 17 MHz (typical) at VCC = 5.5 V\n• Choice of two phase comparators:• PC1: EX;

Nexperia

安世

Package：16-SOIC（0.154"，3.90mm 宽）；包装：托盘 类别：集成电路（IC） 时钟发生器，PLL，频率合成器 描述：IC PLL BAND GAP CNTRL VCO 16SOIC

Nexperia USA Inc.

Package：16-SOIC（0.154"，3.90mm 宽）；包装：托盘 类别：集成电路（IC） 时钟发生器，PLL，频率合成器 描述：IC PLL BAND GAP CNTRL VCO 16SOIC

Nexperia USA Inc.