8-bit shift register with input flip-flops

GENERAL DESCRIPTION The 74HC/HCT597 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • 8-bit parallel storage register inputs • Shift register has direct overriding lo

文件：84.26 Kbytes 页数：12 Pages

PHI

飞利浦

8-bit shift register with input flip-flops

1. General description The 74HC597; 74HCT597 is an 8-bit shift register with input flip-flops. It consists of an 8-bit storage register feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and the shift register have positive edge-triggered clocks. The shift registe

文件：314.71 Kbytes 页数：20 Pages

NEXPERIA

安世

8-bit shift register with input flip-flops

1. General description The 74HC597; 74HCT597 is an 8-bit shift register with input flip-flops. It consists of an 8-bit storage register feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and the shift register have positive edge-triggered clocks. The shift registe

文件：314.71 Kbytes 页数：20 Pages

NEXPERIA

安世

8-bit shift register with input flip-flops

1. General description The 74HC597-Q100; 74HCT597-Q100 is an 8-bit shift register with input flip-flops. It consists of an 8-bit storage register feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and the shift register have positive edge-triggered clocks. The shi

文件：298.76 Kbytes 页数：19 Pages

NEXPERIA

安世

8-bit shift register with input flip-flops

文件：781.74 Kbytes 页数：20 Pages

NEXPERIA

安世

8-bit shift register with input flip-flops

The 74HC597; 74HCT597 is an 8-bit shift register with input flip-flops. It consists of an 8-bit storage register feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and the shift register have positive edge-triggered clocks. The shift register also has direct load (from • Complies with JEDEC standard JESD7A\n• Input levels:• For 74HC597: CMOS level\n• For 74HCT597: TTL level\n\n• 8-bit parallel storage register inputs\n• Shift register has direct overriding load and clear\n• ESD protection:• HBM EIA/JESD22-A114F exceeds 2000 V\n• MM EIA/JESD22-A115-A exceeds 200 V\;

Nexperia

安世

8-bit shift register with input flip-flops

The 74HC597; 74HCT597 is an 8-bit shift register with input flip-flops. It consists of an 8-bit storage register feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and the shift register have positive edge-triggered clocks. The shift register also has direct load (from • Complies with JEDEC standard JESD7A\n• Input levels:• For 74HC597: CMOS level\n• For 74HCT597: TTL level\n\n• 8-bit parallel storage register inputs\n• Shift register has direct overriding load and clear\n• ESD protection:• HBM EIA/JESD22-A114F exceeds 2000 V\n• MM EIA/JESD22-A115-A exceeds 200 V\;

Nexperia

安世

8-bit shift register with input flip-flops

The 74HC597-Q100; 74HCT597-Q100 is an 8-bit shift register with input flip-flops. It consists of an 8-bit storage register feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and the shift register have positive edge-triggered clocks. The shift register also has direct • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from ‑40 °C to +85 °C and from ‑40 °C to +125 °C\n\n• Complies with JEDEC standard JESD7A\n• Input levels:• For 74HC597-Q100: CMOS level\n• For 74HCT597-Q100: TTL level\n\n• 8-bit parallel storage register inputs\n• ;

Nexperia

安世

Package：16-SOIC（0.154"，3.90mm 宽）；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 功能：并行或串行至串行 类别：集成电路（IC） 移位寄存器 描述：IC 8BIT SHIFT REGISTER 16SOIC

Nexperia USA Inc.

Package：16-SSOP（0.209"，5.30mm 宽）；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 功能：并行或串行至串行 类别：集成电路（IC） 移位寄存器 描述：IC 8BIT SHIFT REGISTER 16-SSOP

Nexperia USA Inc.