Dual buffer gate

1. General description The 74HC2G34; 74HCT2G34 is a dual buffer. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.0 V to 6.0 V • High noise immunity •

文件：225.33 Kbytes 页数：13 Pages

NEXPERIA

安世

Dual buffer gate

General description The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers. Features Wide supply voltage range from 2.0 V to 6.0 V Complies with JEDEC standard no. 7A High noise immunity ESD protection: HBM JESD22-A114-

文件：86.28 Kbytes 页数：14 Pages

恩XP

Dual buffer gate

General description The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers. Features Wide supply voltage range from 2.0 V to 6.0 V Complies with JEDEC standard no. 7A High noise immunity ESD protection: HBM JESD22-A114-

文件：86.28 Kbytes 页数：14 Pages

恩XP

丝印：U34；Package：SOT457；Dual buffer gate

1. General description The 74HC2G34; 74HCT2G34 is a dual buffer. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.0 V to 6.0 V • High noise immunity •

文件：225.33 Kbytes 页数：13 Pages

NEXPERIA

安世

丝印：UA；Package：SOT363-2；Dual buffer gate

1. General description The 74HC2G34; 74HCT2G34 is a dual buffer. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.0 V to 6.0 V • High noise immunity •

文件：225.33 Kbytes 页数：13 Pages

NEXPERIA

安世

Dual buffer gate

General description The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers. Features Wide supply voltage range from 2.0 V to 6.0 V Complies with JEDEC standard no. 7A High noise immunity ESD protection: HBM JESD22-A114-

文件：86.28 Kbytes 页数：14 Pages

恩XP

丝印：U34；Package：SC-74；Dual buffer gate

文件：706.1 Kbytes 页数：15 Pages

NEXPERIA

安世

丝印：UA；Package：SC-88；Dual buffer gate

文件：706.1 Kbytes 页数：15 Pages

NEXPERIA

安世

Dual buffer gate

The 74HC2G34-Q100; 74HCT2G34-Q100 is a dual buffer. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.\n This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitab • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n\n• Input levels:• For 74HC2G34-Q100: CMOS level\n• For 74HCT2G34-Q100: TTL level\n\n• Wide supply voltage range from 2.0 V to 6.0 V\n• Complies with JEDEC standard n;

Nexperia

安世

Dual buffer gate

The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device.\n The 74HC2G34; 74HCT2G34 provides two buffers. • Wide supply voltage range from 2.0 V to 6.0 V\n• Complies with JEDEC standard no. 7A\n• High noise immunity\n• ESD protection:• HBM JESD22-A114-D exceeds 2000 V\n• MM JESD22-A115-A exceeds 200 V\n\n• Low power dissipation\n• Balanced propagation delays\n• Unlimited input rise and fall times\n• Mul;

Nexperia

安世