首页 >74HCT2G125>规格书列表
| 型号 | 下载 订购 | 功能描述 | 制造商 上传企业 | LOGO |
|---|---|---|---|---|
74HCT2G125 | Dual buffer/line driver; 3-state DESCRIPTION The 74HC2G/HCT2G125 is a high-speed Si-gate CMOS device. The 74HC2G/HCT2G125 provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input pin (OE). A HIGH at pin OE causes the output to assume a high-impedance OFF-stat 文件:90.04 Kbytes 页数:20 Pages | PHI 飞利浦 | PHI | |
74HCT2G125 | Dual buffer/line driver; 3-state 1. General description The 74HC2G125; 74HC2G125 are dual buffer/line drivers with 3-state outputs controlled by the output enable inputs (nOE). Inputs include clamp diodes which enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benef 文件:226.66 Kbytes 页数:13 Pages | NEXPERIA 安世 | NEXPERIA | |
74HCT2G125 | Dual buffer/line driver; 3-state General description The 74HC2G125; 74HCT2G125 is a high-speed, Si-gate CMOS device. The 74HC2G125; 74HCT2G125 provides two non-inverting buffer/line drivers with 3-state output. The 3-state output is controlled by the output enable input (pin nOE). A HIGH level at pin nOE causes the output to as 文件:98.52 Kbytes 页数:14 Pages | 恩XP | 恩XP | |
丝印:T25;Package:SOT765-1;Dual buffer/line driver; 3-state 1. General description The 74HC2G125; 74HC2G125 are dual buffer/line drivers with 3-state outputs controlled by the output enable inputs (nOE). Inputs include clamp diodes which enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benef 文件:226.66 Kbytes 页数:13 Pages | NEXPERIA 安世 | NEXPERIA | ||
Dual buffer/line driver; 3-state DESCRIPTION The 74HC2G/HCT2G125 is a high-speed Si-gate CMOS device. The 74HC2G/HCT2G125 provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input pin (OE). A HIGH at pin OE causes the output to assume a high-impedance OFF-stat 文件:90.04 Kbytes 页数:20 Pages | PHI 飞利浦 | PHI | ||
Dual buffer/line driver; 3-state General description The 74HC2G125; 74HCT2G125 is a high-speed, Si-gate CMOS device. The 74HC2G125; 74HCT2G125 provides two non-inverting buffer/line drivers with 3-state output. The 3-state output is controlled by the output enable input (pin nOE). A HIGH level at pin nOE causes the output to as 文件:98.52 Kbytes 页数:14 Pages | 恩XP | 恩XP | ||
丝印:T25;Package:SOT765-1;Dual buffer/line driver; 3-state 1. General description The 74HC2G125-Q100; 74HC2G125-Q100 are dual buffer/line drivers with 3-state outputs controlled by the output enable inputs (nOE). Inputs include clamp diodes which enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. This produc 文件:225.79 Kbytes 页数:13 Pages | NEXPERIA 安世 | NEXPERIA | ||
丝印:T25;Package:SOT505-2;Dual buffer/line driver; 3-state 1. General description The 74HC2G125; 74HC2G125 are dual buffer/line drivers with 3-state outputs controlled by the output enable inputs (nOE). Inputs include clamp diodes which enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benef 文件:226.66 Kbytes 页数:13 Pages | NEXPERIA 安世 | NEXPERIA | ||
Dual buffer/line driver; 3-state DESCRIPTION The 74HC2G/HCT2G125 is a high-speed Si-gate CMOS device. The 74HC2G/HCT2G125 provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input pin (OE). A HIGH at pin OE causes the output to assume a high-impedance OFF-stat 文件:90.04 Kbytes 页数:20 Pages | PHI 飞利浦 | PHI | ||
Dual buffer/line driver; 3-state General description The 74HC2G125; 74HCT2G125 is a high-speed, Si-gate CMOS device. The 74HC2G125; 74HCT2G125 provides two non-inverting buffer/line drivers with 3-state output. The 3-state output is controlled by the output enable input (pin nOE). A HIGH level at pin nOE causes the output to as 文件:98.52 Kbytes 页数:14 Pages | 恩XP | 恩XP |
技术参数
- VCC (V):
4.5 - 5.5
- Logic switching levels:
TTL
- Output drive capability (mA):
± 4
- fmax (MHz):
36
- Nr of bits:
2
- Power dissipation considerations:
low
- Tamb (°C):
-40~125
- Rth(j-a) (K/W):
209
- Rth(j-c) (K/W):
120
- Package name:
VSSOP8
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
恩XP |
2016+ |
TSSOP8 |
2192 |
只做原装,假一罚十,公司可开17%增值税发票! |
询价 | ||
恩XP |
24+ |
TSSOP-8 |
9200 |
新进库存/原装 |
询价 | ||
恩XP |
23+ |
NA |
372 |
专业电子元器件供应链正迈科技特价代理特价,原装元器件供应,支持开发样品 |
询价 | ||
恩XP |
25+23+ |
TSSOP8 |
30912 |
绝对原装正品全新进口深圳现货 |
询价 | ||
NEXPERIA |
20+ |
SMD |
11520 |
特价全新原装公司现货 |
询价 | ||
Nexperia |
25+ |
TSSOP |
30000 |
代理全新原装现货,价格优势 |
询价 | ||
Nexperia USA Inc. |
24+ |
8-XSON,SOT996-2(2x3) |
65200 |
一级代理/放心采购 |
询价 | ||
NEXPERIA/安世 |
23+ |
NA |
12730 |
原装正品代理渠道价格优势 |
询价 | ||
NEXPERIA/安世 |
2447 |
SOT505 |
100500 |
一级代理专营品牌!原装正品,优势现货,长期排单到货 |
询价 | ||
恩XP |
21+ |
SMD |
3000 |
百域芯优势 实单必成 可开13点增值税 |
询价 |
相关规格书
更多- AIP5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- MAX232
- MAX232
- MAX232E
- MAX2325
- MAX2324
- MAX2321
- MAX2322
- MAX2320
- MAX232E-TD
- MAX232CPE
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
相关库存
更多- COS5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- MAX232
- MAX232
- MAX232
- MAX232A
- MAX2323
- MAX2326
- MAX2327
- MAX232E
- MAX232E
- MAX232ESE
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- GRM21BR71H104JA11#
- TL074

