Quad D-type flip-flop with reset; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT175 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT175 have four edge-triggered, D-type flip-flops with individual D inputs and both Q and Q o

文件：103.67 Kbytes 页数：13 Pages

PHI

PHI

74HCT175DB - Quad D-type flip-flop with reset; positive-edge trigger

Quad D-type flip-flop with reset; positive-edge trigger - The 74HC175; 74HCT175 are quad positive edge-triggered D-type flip-flops with individual data inputs (Dn) and both Qn and Qn outputs. The common clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input ·Input levels:·For 74HC175: CMOS level\n·For 74HCT175: TTL level;

Nexperia

安世

Package：16-SSOP（0.209"，5.30mm 宽）；包装：管件 功能：主复位 类别：集成电路（IC） 触发器 描述：IC FF D-TYPE SNGL 4BIT 16SSOP

Nexperia USA Inc.

Package：16-SSOP（0.209"，5.30mm 宽）；包装：管件 功能：主复位 类别：集成电路（IC） 触发器 描述：IC FF D-TYPE SNGL 4BIT 16SSOP

Nexperia USA Inc.