8-bit shift register with input flip-flops

1. General description The 74HC597-Q100; 74HCT597-Q100 is an 8-bit shift register with input flip-flops. It consists of an 8-bit storage register feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and the shift register have positive edge-triggered clocks. The shi

文件：298.76 Kbytes 页数：19 Pages

NEXPERIA

安世

8-bit shift register with input flip-flops

文件：781.74 Kbytes 页数：20 Pages

NEXPERIA

安世

8-bit shift register with input flip-flops

The 74HC597-Q100; 74HCT597-Q100 is an 8-bit shift register with input flip-flops. It consists of an 8-bit storage register feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and the shift register have positive edge-triggered clocks. The shift register also has direct • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from ‑40 °C to +85 °C and from ‑40 °C to +125 °C\n\n• Complies with JEDEC standard JESD7A\n• Input levels:• For 74HC597-Q100: CMOS level\n• For 74HCT597-Q100: TTL level\n\n• 8-bit parallel storage register inputs\n• ;

Nexperia

安世

Package：16-TSSOP（0.173"，4.40mm 宽）；包装：卷带（TR） 功能：并行至串行 类别：集成电路（IC） 移位寄存器 描述：IC SHIFT REGISTER 8BIT 16TSSOP

NEXPERIA

安世