14-stage binary ripple counter

1. General description The 74HC4020; 74HCT4020 is a 14-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all

文件：277.92 Kbytes 页数：16 Pages

NEXPERIA

安世

14-stage binary ripple counter

1. General description The 74HC4020-Q100; 74HCT4020-Q100 is a 14-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR

文件：272.06 Kbytes 页数：16 Pages

NEXPERIA

安世

14-stage binary ripple counter

1. General description The 74HC4020-Q100; 74HCT4020-Q100 is a 14-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR

文件：272.06 Kbytes 页数：16 Pages

NEXPERIA

安世

14-stage binary ripple counter

文件：781.01 Kbytes 页数：18 Pages

NEXPERIA

安世

14-stage binary ripple counter

文件：781.01 Kbytes 页数：18 Pages

NEXPERIA

安世

14-stage binary ripple counter

文件：781.01 Kbytes 页数：18 Pages

NEXPERIA

安世

14-stage binary ripple counter

文件：781.01 Kbytes 页数：18 Pages

NEXPERIA

安世

14-stage binary ripple counter

The 74HC4020-Q100; 74HCT4020-Q100 are 14-stage binary ripple counters with a clock input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13). The counter advances on the HIGH‑to‑LOW transition of CP. A HIGH on MR clears all counter stages and • Automotive product qualification in accordance with AEC‑Q100 (Grade 1)• Specified from -40°C to +85°C and from -40°C to +125°C\n\n• Input levels:• For 74HC4020-Q100: CMOS level\n• For 74HCT4020-Q100: TTL level\n\n• Complies with JEDEC standard no. 7A\n• ESD protection:• MIL-STD-883, method 3015 ex;

Nexperia

安世

14-stage binary ripple counter

The 74HT4020; 74HCT4020 is a 14-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces al • Wide supply voltage range from 2.0 V to 6.0 V\n• Input levels:• For 74HC4020: CMOS level\n• For 74HCT4020: TTL level\n\n• Multiple package options\n• Complies with JEDEC standard no. 7A\n• Specified from -40 °C to +85 °C and from -40 °C to +125 °C;

Nexperia

安世

14-stage binary ripple counter

The 74HT4020; 74HCT4020 is a 14-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces al • Wide supply voltage range from 2.0 V to 6.0 V\n• Input levels:• For 74HC4020: CMOS level\n• For 74HCT4020: TTL level\n\n• Multiple package options\n• Complies with JEDEC standard no. 7A\n• Specified from -40 °C to +85 °C and from -40 °C to +125 °C;

Nexperia

安世