Quad D-type flip-flop with reset; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT175 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT175 have four edge-triggered, D-type flip-flops with individual D inputs and both Q and Q o

文件：103.67 Kbytes 页数：13 Pages

PHI

飞利浦

Quad D-type flip-flop with reset; positive-edge trigger

1. General description The 74HC175; 74HCT175 is a quad positive-edge triggered D-type flip-flop with individual data inputs (Dn) and complementary outputs (Qn and Qn). The common clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that meets the set

文件：262.31 Kbytes 页数：16 Pages

NEXPERIA

安世

Quad D-type flip-flop with reset; positive-edge trigger

1. General description The 74HC175-Q100; 74HCT175-Q100 are quad positive edge-triggered D-type flip-flops with individual data inputs (Dn) and both Qn and Qn outputs. The common clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that meets the set-

文件：261.23 Kbytes 页数：16 Pages

NEXPERIA

安世

Quad D-type flip-flop with reset; positive-edge trigger

文件：747.31 Kbytes 页数：18 Pages

NEXPERIA

安世

Quad D-type flip-flop with reset; positive-edge trigger

The 74HC175; 74HCT175 are quad positive edge-triggered D-type flip-flops with individual data inputs (Dn) and both Qn and Qn outputs. The common clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that meets the set-up and hold time requirements on the L • Input levels:• For 74HC175: CMOS level\n• For 74HCT175: TTL level\n\n• Four edge-triggered D-type flip-flops\n• Asynchronous master reset\n• Complies with JEDEC standard no. 7A\n• ESD protection:• HBM JESD22-A114F exceeds 2000 V\n• MM JESD22-A115-A exceeds 200 V.\n\n• Multiple package options\n• S;

Nexperia

安世

Quad D-type flip-flop with reset; positive-edge trigger

The 74HC175-Q100; 74HCT175-Q100 are quad positive edge-triggered D‑type flip‑flops with individual data inputs (Dn) and both Qn and Qn outputs. The common clock (CP) and master reset (MR) inputs load and reset all flip‑flops simultaneously. The D‑input that meets the set-up and hold time requirement • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n\n• Input levels:• For 74HC175-Q100: CMOS level\n• For 74HCT175-Q100: TTL level\n\n• Four edge-triggered D-type flip-flops\n• Asynchronous master reset\n• Complies wi;

Nexperia

安世

Package：16-TSSOP（0.173"，4.40mm 宽）；包装：管件 功能：主复位 类别：集成电路（IC） 触发器 描述：IC FF D-TYPE SNGL 4BIT 16TSSOP

Nexperia USA Inc.

Package：16-TSSOP（0.173"，4.40mm 宽）；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 功能：主复位 类别：集成电路（IC） 触发器 描述：IC FF D-TYPE SNGL 4BIT 16TSSOP

Nexperia USA Inc.

Package：16-TSSOP（0.173"，4.40mm 宽）；包装：卷带（TR） 功能：主复位 类别：集成电路（IC） 触发器 描述：IC FF D-TYPE SNGL 4BIT 16TSSOP

Nexperia USA Inc.