Presettable synchronous 4-bit binary counter; asynchronous reset

GENERAL DESCRIPTION The 74HC/HCT161 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Synchronous counting and loading • Two count enable inputs for n-bit cascading • Positive

文件：83.61 Kbytes 页数：12 Pages

PHI

飞利浦

74HC161DB - Presettable synchronous 4-bit binary counter; asynchronous reset

Presettable synchronous 4-bit binary counter; asynchronous reset - The 74HC161 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 ·Complies with JEDEC standard no. 7A\n·Input levels:·For 74HC161: CMOS level;

Nexperia

安世

Package：16-SSOP（0.209"，5.30mm 宽）；包装：管件 类别：集成电路（IC） 计数器，除法器 描述：IC SYNC 4BIT BINAR COUNTR 16SSOP

Nexperia USA Inc.

Package：16-SSOP（0.209"，5.30mm 宽）；包装：管件 类别：集成电路（IC） 计数器，除法器 描述：IC SYNC 4BIT BINARY COUNT 16SSOP

Nexperia USA Inc.