Triple 3-input NAND gate

GENERAL DESCRIPTION The 74HC/HCT10 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT10 provide the 3-input NAND function. FEATURES • Output capability: standard • ICC categ

文件：34.29 Kbytes 页数：5 Pages

PHI

PHI

Triple 3-input NAND gate

1. General description The 74HC10; 74HCT10 is a triple 3-input NAND gate. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Complies with JEDEC standard JESD7A • Input levels: • For74HC10

文件：224.64 Kbytes 页数：11 Pages

NEXPERIA

安世

Triple 3-input NAND gate

GENERAL DESCRIPTION The 74HC/HCT10 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT10 provide the 3-input NAND function. FEATURES • Output capability: standard • ICC categ

文件：34.29 Kbytes 页数：5 Pages

PHI

PHI

Triple 3-input NAND gate

1. General description The 74HC10-Q100; 74HCT10-Q100 is a triple 3-input NAND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product has been qualified to the Automotive Electronics Council (AEC) stand

文件：223.95 Kbytes 页数：11 Pages

NEXPERIA

安世

Triple 3-input NAND gate

文件：697.82 Kbytes 页数：13 Pages

NEXPERIA

安世

Triple 3-input NAND gate

The 74HC10; 74HCT10 is a triple 3-input NAND gate. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC • Complies with JEDEC standard JESD7A\n• Input levels:• For74HC10: CMOS level\n• For 74HCT10: TTL level\n\n• Complies with JEDEC standard no. 7A\n• ESD protection:• HBM JESD22-A114F exceeds 2000 V\n• MM JESD22-A115-A exceeds 200 V\n\n• Multiple package options\n• Specified from -40 °C to +85 °C and ;

Nexperia

安世

NAND Gates

Triple 3-input NAND gate - The 74HC10; 74HCT10 is a triple 3-input NAND gate. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC ·Complies with JEDEC standard JESD7A\n·Input levels:·For74HC10: CMOS level\n·For 74HCT10: TTL level;

Nexperia

安世

Triple 3-input NAND gate

The 74HC10-Q100; 74HCT10-Q100 is a triple 3-input NAND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.\n This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n\n• Complies with JEDEC standard JESD7A\n• Input levels:• For 74HC10-Q100: CMOS level\n• For 74HCT10-Q100: TTL level\n\n• ESD protection:• MIL-STD-883, method 3015 ex;

Nexperia

安世

Package：14-SOIC（0.154"，3.90mm 宽）；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 类别：集成电路（IC） 门和反相器 描述：IC GATE NAND 3CH 3-INP 14SO

Nexperia USA Inc.

Package：14-SSOP（0.209"，5.30mm 宽）；包装：卷带（TR） 类别：集成电路（IC） 门和反相器 描述：IC GATE NAND 3CH 3-INP 14SSOP

Nexperia USA Inc.