Quad 2-input NAND gate

GENERAL DESCRIPTION The 74HC/HCT03 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT03 provide the 2-input NAND function The 74HC/HCT03 have open-drain N-transistor outputs

文件：55.97 Kbytes 页数：8 Pages

PHI

飞利浦

Quad 2-input NAND gate; open-drain output

1. General description The 74HC03; 74HCT03 is a quad 2-input NAND gate with open-drain outputs. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.0 V to 6.

文件：226.43 Kbytes 页数：11 Pages

NEXPERIA

安世

Quad 2-input NAND gate

文件：708.85 Kbytes 页数：14 Pages

NEXPERIA

安世

Quad 2-input NAND gate

文件：708.85 Kbytes 页数：14 Pages

NEXPERIA

安世

Quad 2-input NAND gate

文件：708.85 Kbytes 页数：14 Pages

NEXPERIA

安世

Quad 2-input NAND gate

文件：708.85 Kbytes 页数：14 Pages

NEXPERIA

安世

74HC CMOS logic IC series

Function：Quad 2-Input NAND Gate (Open Drain)\nNumber of Circuits：4\nRoHS Compatible Product(s) (#)：Available\nAssembly bases：日本 Power Dissipation PD 500 mW ;

Toshiba

东芝

Quad 2-input NAND gate; open-drain output

The 74HC03; 74HCT03 is a quad 2-input NAND gate with open-drain outputs. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. • Input levels:• For 74HC03: CMOS level\n• For 74HCT03: TTL level\n\n• Complies with JEDEC standard no. 7A\n• ESD protection:• HBM JESD22-A114F exceeds 2000 V\n• MM JESD22-A115-A exceeds 200 V\n\n• Multiple package options\n• Specified from -40°C to +85°C and from -40°C to +125°C;

Nexperia

安世

Package：14-SOIC（0.154"，3.90mm 宽）；包装：管件 类别：集成电路（IC） 门和反相器 描述：IC GATE NAND OD 4CH 2-INP 14SO

Nexperia USA Inc.

Package：14-SOIC（0.154"，3.90mm 宽）；包装：管件 类别：集成电路（IC） 门和反相器 描述：IC GATE NAND OD 4CH 2-INP 14SO

Nexperia USA Inc.