首页>74ALVCH16646DGG>规格书详情

74ALVCH16646DGG中文资料16-bit bus transceiver/register; 3-state数据手册Nexperia规格书

PDF无图
厂商型号

74ALVCH16646DGG

功能描述

16-bit bus transceiver/register; 3-state

制造商

Nexperia Nexperia B.V. All rights reserved

中文名称

安世 安世半导体(中国)有限公司

数据手册

下载地址下载地址二

更新时间

2025-9-26 11:16:00

人工找货

74ALVCH16646DGG价格和库存,欢迎联系客服免费人工找货

74ALVCH16646DGG规格书详情

描述 Description

The 74ALVCH16646 consists of 16 non-inverting bus transceiver circuits with 3-state outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the ‘A’ or ‘B’ bus will be clocked in the internal registers, as the appropriate clock (nCPAB or nCPBA) goes to a HIGH logic level. Output enable (nOE) and direction (nDIR) inputs are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the ‘A’ or ‘B’ register, or in both. The select source inputs (nSAB and nSBA) can multiplex stored and real-time (transparent mode) data. The direction (nDIR) input determines which bus will receive data when nOE is active (LOW). In the isolation mode (nOE = HIGH), ‘A’ data may be stored in the ‘B’ register and/or ‘B’ data may be stored in the ‘A’ register.
When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, ‘A’ or ‘B’ may be driven at a time.
To ensure the high impedance state during power up or power down, nOE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

特性 Features

• Wide supply voltage range of 2.3 V to 3.6 V
• CMOS low power consumption
• Direct interface with TTL levels
• Current drive ±24 mA at VCC = 3.0 V.
• MULTIBYTE flow-through standard pin-out architecture
• Low inductance multiple VCC and GND pins for minimize noise and ground bounce
• All data inputs have bushold
• Output drive capability 50 Ω transmission lines at 85 °C
• Complies with JEDEC standards:
• JESD8-5 (2.3 V to 2.7 V)
• JESD8B/JESD36 (2.7 V to 3.6 V)

• ESD protection:
• HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V
• CDM JESD22-C101E exceeds 1000 V

技术参数

  • 制造商编号

    :74ALVCH16646DGG

  • 生产厂家

    :Nexperia

  • VCC(A) (V)

    :n.a.

  • VCC(B) (V)

    :n.a.

  • Logic switching levels

    :TTL

  • Output drive capability (mA)

    :± 24

  • tpd (ns)

    :2.6

  • Nr of bits

    :16

  • fmax (MHz)

    :150

  • Power dissipation considerations

    :low

  • Tamb (°C)

    :-40~85

  • Rth(j-a) (K/W)

    :93

  • Package name

    :TSSOP56

供应商 型号 品牌 批号 封装 库存 备注 价格
TI/德州仪器
24+
TSSOP56
9600
原装现货,优势供应,支持实单!
询价
恩XP
24+
TSSOP
8000
只做自己库存,全新原装进口正品假一赔百,可开13%增
询价
恩XP
23+
TSSOP
3000
一级代理原厂VIP渠道,专注军工、汽车、医疗、工业、
询价
NEXPERIA/安世
23+
SOT364
6000
原装正品假一罚百!可开增票!
询价
24+
N/A
57000
一级代理-主营优势-实惠价格-不悔选择
询价
恩XP
23+
DHVQFN-20
8080
正规渠道,只有原装!
询价
ADI
23+
TSSOP
8000
只做原装现货
询价
TI
2025+
TSSOP-56
16000
原装优势绝对有货
询价
恩XP
23+
TSSOP
50000
全新原装正品现货,支持订货
询价
PHI
24+
TSSOP56
485
询价