Hex inverter

1. General description The 74ALVC04 is a hex inverter. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. Schmitt-trigger action

文件：232.98 Kbytes 页数：13 Pages

NEXPERIA

安世

HEX INVERTER

文件：109.88 Kbytes 页数：7 Pages

TI

德州仪器

Hex inverter

1. General description The 74ALVC04 is a hex inverter. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. Schmitt-trigger action

文件：232.98 Kbytes 页数：13 Pages

NEXPERIA

安世

Hex inverter

1. General description The 74ALVC04 is a hex inverter. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. Schmitt-trigger action

文件：232.98 Kbytes 页数：13 Pages

NEXPERIA

安世

Hex inverter

1. General description The 74ALVC04 is a hex inverter. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. Schmitt-trigger action

文件：232.98 Kbytes 页数：13 Pages

NEXPERIA

安世

Hex inverter

文件：92.75 Kbytes 页数：16 Pages

PHI

PHI

Hex inverter

The 74ALVC04 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.\n Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall times.\n The 74ALVC04 provides six inverting buffers. • Wide supply voltage range form 1.65 to 3.6 V\n• 3.6 V tolerant inputs/outputs\n• CMOS low power consumption\n• Direct interface with TTL levels (2.7 to 3.6 V)\n• Power-down mode\n• Latch-up performance exceeds 250 mA\n• Complies with JEDEC standard:• JESD8-7 (1.65 to 1.95 V)\n• JESD8-5 (2.3 to 2.7;

Nexperia

安世

Hex inverter

The 74ALVC04 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.\n Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall times.\n The 74ALVC04 provides six inverting buffers. • Wide supply voltage range form 1.65 to 3.6 V\n• 3.6 V tolerant inputs/outputs\n• CMOS low power consumption\n• Direct interface with TTL levels (2.7 to 3.6 V)\n• Power-down mode\n• Latch-up performance exceeds 250 mA\n• Complies with JEDEC standard:• JESD8-7 (1.65 to 1.95 V)\n• JESD8-5 (2.3 to 2.7;

Nexperia

安世

Hex inverter

The 74ALVC04 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.\n Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall times.\n The 74ALVC04 provides six inverting buffers. • Wide supply voltage range form 1.65 to 3.6 V\n• 3.6 V tolerant inputs/outputs\n• CMOS low power consumption\n• Direct interface with TTL levels (2.7 to 3.6 V)\n• Power-down mode\n• Latch-up performance exceeds 250 mA\n• Complies with JEDEC standard:• JESD8-7 (1.65 to 1.95 V)\n• JESD8-5 (2.3 to 2.7;

Nexperia

安世

Package：14-SOIC（0.154"，3.90mm 宽）；包装：卷带（TR） 类别：集成电路（IC） 门和反相器 描述：IC INVERTER 6CH 1-INP 14SO

Nexperia USA Inc.