首页 >74ALS74>规格书列表

型号下载 订购功能描述制造商 上传企业LOGO

74ALS74

Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear

General Description The DM74ALS74A contains two independent positive edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and Q outputs. Information at input D is transferred to the Q output on the positive going edge of the clock p

文件:68.98 Kbytes 页数:7 Pages

FAIRCHILD

仙童半导体

74ALS74

Dual D-type flip-flop with set and reset

DESCRIPTION The 74ALS74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active-Low inputs and operate independently of the clock input. When set and reset

文件:50.48 Kbytes 页数:10 Pages

PHI

PHI

PHI

74ALS74

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件:114.16 Kbytes 页数:7 Pages

TI

德州仪器

74ALS74

Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear

ONSEMI

安森美半导体

74ALS74A

Dual D-type flip-flop with set and reset

DESCRIPTION The 74ALS74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active-Low inputs and operate independently of the clock input. When set and reset

文件:50.48 Kbytes 页数:10 Pages

PHI

PHI

PHI

74ALS74AD

Dual D-type flip-flop with set and reset

DESCRIPTION The 74ALS74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active-Low inputs and operate independently of the clock input. When set and reset

文件:50.48 Kbytes 页数:10 Pages

PHI

PHI

PHI

74ALS74ADB

Dual D-type flip-flop with set and reset

DESCRIPTION The 74ALS74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active-Low inputs and operate independently of the clock input. When set and reset

文件:50.48 Kbytes 页数:10 Pages

PHI

PHI

PHI

74ALS74AN

Dual D-type flip-flop with set and reset

DESCRIPTION The 74ALS74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active-Low inputs and operate independently of the clock input. When set and reset

文件:50.48 Kbytes 页数:10 Pages

PHI

PHI

PHI

详细参数

  • 型号:

    74ALS74

  • 制造商:

    TI

  • 制造商全称:

    Texas Instruments

  • 功能描述:

    DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

供应商型号品牌批号封装库存备注价格
N/A
24+
SOP
35
询价
TI
25+
DIP
3000
全新原装、诚信经营、公司现货销售
询价
2023+
58000
进口原装,现货热卖
询价
24+
80000
只做自己库存 全新原装进口正品假一赔百 可开13%增
询价
22+
20000
公司只有原装 品质保证
询价
TI
24+
SO14
1136
原装现货假一罚十
询价
fsc
24+
N/A
6980
原装现货,可开13%税票
询价
TMS
06+
SOIC
1000
全新原装 绝对有货
询价
24+
DIP
25843
公司原厂原装现货假一罚十!特价出售!强势库存!
询价
SIGNETICS
24+/25+
150
原装正品现货库存价优
询价
更多74ALS74供应商 更新时间2026-3-9 16:30:00