Long Range Fixed Timer

文件：264.7 Kbytes 页数：10 Pages

Intersil

Long Range Fixed Timer

文件：264.7 Kbytes 页数：10 Pages

Intersil

丝印：7242CSZ；Package：8LdSOIC；Dual Input, High Speed, Dual Channel Power MOSFET Driver

The EL7242/EL7252 dual input, 2-channel drivers achieve the same excellent switching performance of the EL7212 family while providing added flexibility. The 2-input logic and configuration is applicable to numerous power MOSFET drive circuits. As with other Intersil drivers, the EL7242/EL7252 are

文件：472.29 Kbytes 页数：9 Pages

RENESAS

瑞萨

丝印：7242CSZ；Package：8LdSOIC；Dual Input, High Speed, Dual Channel Power MOSFET Driver

The EL7242/EL7252 dual input, 2-channel drivers achieve the same excellent switching performance of the EL7212 family while providing added flexibility. The 2-input logic and configuration is applicable to numerous power MOSFET drive circuits. As with other Intersil drivers, the EL7242/EL7252 are

文件：472.29 Kbytes 页数：9 Pages

RENESAS

瑞萨

丝印：7242CSZ；Package：8LdSOIC；Dual Input, High Speed, Dual Channel Power MOSFET Driver

The EL7242/EL7252 dual input, 2-channel drivers achieve the same excellent switching performance of the EL7212 family while providing added flexibility. The 2-input logic and configuration is applicable to numerous power MOSFET drive circuits. As with other Intersil drivers, the EL7242/EL7252 are

文件：472.29 Kbytes 页数：9 Pages

RENESAS

瑞萨

丝印：7242Y；Package：MOP8；Input/Output Full Swing Low Supply Current CMOS Operational Amplifier

文件：2.30642 Mbytes 页数：26 Pages

ROHM

罗姆

丝印：7242CBAZ；Package：8LdSOIC；Long Range Fixed Timer

文件：571.23 Kbytes 页数：11 Pages

RENESAS

瑞萨

丝印：7242IBAZ；Package：8LdSOIC；Long Range Fixed Timer

文件：571.23 Kbytes 页数：11 Pages

RENESAS

瑞萨

丝印：7242IPAZ；Package：8LdPDIP；Long Range Fixed Timer

文件：571.23 Kbytes 页数：11 Pages

RENESAS

瑞萨

64 x 9 SyncFIFO, 5.0V

The 72421SyncFIFO™ is a 64 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be 10 ns read/write cycle time\nRead and Write Clocks can be independent\nDual-Ported zero fall-through time architecture\nEmpty and Full Flags signal FIFO status\nProgrammable Almost-Empty and Almost-Full flags can be set to any depth\nProgrammable Almost-Empty and Almost-Full flags default to Empty+7;

Renesas

瑞萨