High speed differential line receivers

Description The STLVDS32 is a differential line receiver that implements the electrical characteristics of low voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5 V differential standard levels (such as TIA/EIA-422B) to reduce the power, increase

文件：696.26 Kbytes 页数：17 Pages

STMICROELECTRONICS

意法半导体

HIGH SPEED DIFFERENTIAL LINE RECEIVERS

DESCRIPTION The STLVDS32 is a differential line receiver that implements the electrical characteristics of low voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5V differential standard levels (such as TIA/EIA-422B) to reduce the power, increase t

文件：275.72 Kbytes 页数：13 Pages

STMICROELECTRONICS

意法半导体

High speed differential line drivers

DESCRIPTION The STLVDS3486, is a differential line receiver that implements the electrical characteristics of low voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5V differential standard levels (such as TIA/EIA-422B) to reduce the power, increas

文件：182.47 Kbytes 页数：15 Pages

STMICROELECTRONICS

意法半导体

High speed differential line drivers

DESCRIPTION The STLVDS3486, is a differential line receiver that implements the electrical characteristics of low voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5V differential standard levels (such as TIA/EIA-422B) to reduce the power, increas

文件：182.47 Kbytes 页数：15 Pages

STMICROELECTRONICS

意法半导体

3.3V PROGRAMMABLE LVDS TRANSMITTER 24-BIT FLAT PANEL DISPLAY (FPD) LINK-85MHZ

DESCRIPTION The STLVDS385 transmitter converts 28 bits of LVCMOS/LVTTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of input d

文件：260.209 Kbytes 页数：14 Pages

STMICROELECTRONICS

意法半导体

3.3V PROGRAMMABLE LVDS TRANSMITTER 24-BIT FLAT PANEL DISPLAY (FPD) LINK-85MHZ

DESCRIPTION The STLVDS385 transmitter converts 28 bits of LVCMOS/LVTTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of input d

文件：260.209 Kbytes 页数：14 Pages

STMICROELECTRONICS

意法半导体

3V LVDS QUAD CMOS DIFFERENTIAL LINE DRIVER

DESCRIPTION The STLVDS47 is a quad CMOS flow-through differential line driver designed for applications requiring ultra low power dissipation and high data rate. The device is designed to support data rates in excess of 400Mbps (200 MHz) utilizing Low Voltage Differential Signaling (LVDS) techolo

文件：189.13 Kbytes 页数：10 Pages

STMICROELECTRONICS

意法半导体

3V LVDS QUAD CMOS DIFFERENTIAL LINE DRIVER

DESCRIPTION The STLVDS47 is a quad CMOS flow-through differential line driver designed for applications requiring ultra low power dissipation and high data rate. The device is designed to support data rates in excess of 400Mbps (200 MHz) utilizing Low Voltage Differential Signaling (LVDS) techolo

文件：189.13 Kbytes 页数：10 Pages

STMICROELECTRONICS

意法半导体

3V LVDS QUAD CMOS DIFFERENTIAL LINE DRIVER

DESCRIPTION The STLVDS47 is a quad CMOS flow-through differential line driver designed for applications requiring ultra low power dissipation and high data rate. The device is designed to support data rates in excess of 400Mbps (200 MHz) utilizing Low Voltage Differential Signaling (LVDS) techolo

文件：189.13 Kbytes 页数：10 Pages

STMICROELECTRONICS

意法半导体

3V LVDS QUAD CMOS DIFFERENTIAL LINE DRIVER

DESCRIPTION The STLVDS47 is a quad CMOS flow-through differential line driver designed for applications requiring ultra low power dissipation and high data rate. The device is designed to support data rates in excess of 400Mbps (200 MHz) utilizing Low Voltage Differential Signaling (LVDS) techolo

文件：189.13 Kbytes 页数：10 Pages

STMICROELECTRONICS

意法半导体