首页>SN65LVDS93>规格书详情

SN65LVDS93数据手册集成电路(IC)的串行器解串器规格书PDF

PDF无图
厂商型号

SN65LVDS93

参数属性

SN65LVDS93 封装/外壳为56-TFSOP(0.240",6.10mm 宽);包装为卷带(TR)剪切带(CT)Digi-Reel® 得捷定制卷带;类别为集成电路(IC)的串行器解串器;产品描述:IC TX LVDS SERDES 56TSSOP

功能描述

20MHz 至 68MHz LVDS 串行器/解串器变送器

封装外壳

56-TFSOP(0.240",6.10mm 宽)

制造商

TI Texas Instruments

中文名称

德州仪器 美国德州仪器公司

数据手册

下载地址下载地址二

更新时间

2025-8-8 21:04:00

人工找货

SN65LVDS93价格和库存,欢迎联系客服免费人工找货

SN65LVDS93规格书详情

描述 Description

The SN65LVDS93 LVDS serdes (serializer/ deserializer) transmitter contains four 7-bit parallel- load serial-out shift registers, a 7× clock synthesizer, and five low-voltage differential signaling (LVDS) drivers in a single integrated circuit. These functions allow 28 bits of single-ended LVTTL data to be synchronously transmitted over five balanced-pair conductors for receipt by a compatible receiver, such as the SN65LVDS94. When transmitting, data bits D0 through D27 are each loaded into registers upon the edge of the input clock signal (CLKIN). The rising or falling edge of the clock can be selected via the clock select (CLKSEL) pin. The frequency of CLKIN is multiplied seven times and then used to serially unload the data registers in 7-bit slices. The four serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN. The SN65LVDS93 requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is selecting a clock rising edge by inputting a high level to CLKSEL or a falling edge with a low-level input and the possible use of the shutdown/clear (SHTDN). SHTDN is an active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low level on this signal clears all internal registers at a low level. The SN65LVDS93 is characterized for operation over ambient air temperatures of -40°C to 85°C.

特性 Features

• 28:4 Data Channel Compression at up to 1.904 Gigabits per Second Throughput
• Suited for Point-to-Point Subsystem Communication With Very Low EMI
• 28 Data Channels Plus Clock in Low-Voltage TTL and 4 Data Channels Plus Clock Out Low-Voltage Differential
• Selectable Rising or Falling Clock Edge Triggered Inputs
• Bus Pins Tolerate 6-kV HBM ESD
• Operates From a Single 3.3-V Supply and 250 mW (Typ)
• 5-V Tolerant Data Inputs
• Packaged in Thin Shrink Small-Outline Package With 20 Mil Terminal Pitch
• Consumes A = -40°C to 85°C
• Replacement for the DS90CR285

技术参数

  • 产品编号:

    SN65LVDS93ADGGR

  • 制造商:

    Texas Instruments

  • 类别:

    集成电路(IC) > 串行器,解串器

  • 包装:

    卷带(TR)剪切带(CT)Digi-Reel® 得捷定制卷带

  • 功能:

    串行器

  • 数据速率:

    3.78Gbps

  • 输入类型:

    LVTTL

  • 输出类型:

    LVDS

  • 输入数:

    28

  • 输出数:

    4

  • 电压 - 供电:

    3V ~ 3.6V

  • 工作温度:

    -40°C ~ 85°C(TA)

  • 安装类型:

    表面贴装型

  • 封装/外壳:

    56-TFSOP(0.240",6.10mm 宽)

  • 供应商器件封装:

    56-TSSOP

  • 描述:

    IC TX LVDS SERDES 56TSSOP

供应商 型号 品牌 批号 封装 库存 备注 价格
TI
三年内
1983
只做原装正品
询价
TI
20+
TSSOP56
56200
原装优势主营型号-可开原型号增税票
询价
TI
23+
NA
19854
专业电子元器件供应链正迈科技特价代理特价,原装元器件供应,支持开发样品
询价
TI
24+/25+
103
原装正品现货库存价优
询价
TI
21+
TSSOP-56
5248
询价
TI/德州仪器
25+
25000
原厂原包 深圳现货 主打品牌 假一赔百 可开票!
询价
NA
23+
NA
26094
10年以上分销经验原装进口正品,做服务型企业
询价
TI/德州仪器
1950+
BGA-56
4856
只做原装正品现货!或订货假一赔十!
询价
TI
24+
原厂原封
6523
进口原装公司百分百现货可出样品
询价
TI
1629+
TSSOP56
5200
代理品牌
询价