16-bit D-type Transparent Latches with 3-state Outputs

Description The RD74LVC16373B has sixteen D type latches with three state outputs in a 48 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns hig

文件：84.78 Kbytes 页数：10 Pages

RENESAS

瑞萨

16-bit D-type Transparent Latches with 3-state Outputs

Description The RD74LVC16373B has sixteen D type latches with three state outputs in a 48 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns hig

文件：84.78 Kbytes 页数：10 Pages

RENESAS

瑞萨

General-Purpose Logics

Renesas

瑞萨

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

文件：97.14 Kbytes 页数：6 Pages

TI

德州仪器

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

文件：487.64 Kbytes 页数：12 Pages

TI

德州仪器

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

FEATURES · Member of the Texas Instruments Widebus™ Family · EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process · Typical VOLP (Output Ground Bounce) 2 V at VCC = 3.3 V, TA = 25°C · Latch-Up Performance

文件：448.91 Kbytes 页数：16 Pages

TI

德州仪器