FemtoClock®2 Sub-100fs Frequency Synthesizer

Features • Jitter below 100fs RMS maximum (10kHz to 20MHz) • PLL core consists of fractional-feedback Analog PLL (APLL) ○ Operates from an integrated 78.125MHz crystal ○ APLL frequency independent of input / crystal frequency ○ Operates as a frequency synthesizer or Digitally Controlled O

文件：2.92176 Mbytes 页数：76 Pages

RENESAS

瑞萨

FemtoClock®2 Clock Generator

The RC22514A is a small, low-power timing component designed to be placed immediately adjacent to a PHY, switch, ASIC or FPGA that requires several reference clocks with jitter performance less than 100fs (max). The RC22514A can act as a frequency synthesizer to locally generate the reference clock • Jitter below 100fs RMS maximum (10kHz to 20MHz)\n• PLL core consists of fractional-feedback Analog PLL (APLL)• APLL frequency independent of input / crystal frequency\n• Operates as a frequency synthesizer or Digitally Controlled Oscillator (DCO)\n• DCO has tuning granularity of < 1ppb ;

Renesas

瑞萨

Surge Protected IO-Link Transceiver with DC-DC

Product Highlights • High Configurability and Integration • IO-Link Device and Master Applications • COM1, COM2, and COM3 Data Rates • Integrated High-Efficiency 200mA DC-DC Buck Regulator • 200μA/2mA/5mA Current Sinks/Sources • C/Q Receiver is Configurable for 5V TTL • Highly Configurable

文件：1.57157 Mbytes 页数：45 Pages

AD

亚德诺

Surge Protected IO-Link Transceiver with DC-DC

Product Highlights • High Configurability and Integration • IO-Link Device and Master Applications • COM1, COM2, and COM3 Data Rates • Integrated High-Efficiency 200mA DC-DC Buck Regulator • 200μA/2mA/5mA Current Sinks/Sources • C/Q Receiver is Configurable for 5V TTL • Highly Configurable

文件：1.57157 Mbytes 页数：45 Pages

AD

亚德诺

Surge Protected IO-Link Transceiver with DC-DC

Product Highlights • High Configurability and Integration • IO-Link Device and Master Applications • COM1, COM2, and COM3 Data Rates • Integrated High-Efficiency 200mA DC-DC Buck Regulator • 200μA/2mA/5mA Current Sinks/Sources • C/Q Receiver is Configurable for 5V TTL • Highly Configurable

文件：1.57157 Mbytes 页数：45 Pages

AD

亚德诺