丝印：QL30；Package：SOT-23；TPS3840-Q1 Automotive Nano IQ Voltage Supervisor With MR and Programmable Delay

1 Features 1• Qualified for automotive applications • AEC-Q100 qualified with the following results: – Device temperature grade 1: –40°C to +125°C ambient operating temperature – Device HBM ESD classification level 2 – Device CDM ESD classification level C7B • Wide operating voltage : 1.5 V

文件：1.69458 Mbytes 页数：37 Pages

TI

德州仪器

丝印：QL30；Package：SOT-23；TPS3840-Q1 Automotive Nano IQ Voltage Supervisor With MR and Programmable Delay

文件：1.74305 Mbytes 页数：37 Pages

TI1

德州仪器

60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density

[QUICK LOGIC] Product Summary The pASIC 3 FPGA family features up to 60,000 usable PLD gates. pASIC 3 FPGAs are fabricated on a 0.35mm four-layer metal process using Quick Logic’s patented ViaLink technology to provide a unique combination of high performance, high density, low cost, and extreme

文件：239.12 Kbytes 页数：14 Pages

ETC1List of Unclassifed Manufacturers

etc未分类制造商未分类制造商

60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density

[QUICK LOGIC] Product Summary The pASIC 3 FPGA family features up to 60,000 usable PLD gates. pASIC 3 FPGAs are fabricated on a 0.35mm four-layer metal process using Quick Logic’s patented ViaLink technology to provide a unique combination of high performance, high density, low cost, and extreme

文件：239.12 Kbytes 页数：14 Pages

ETC1List of Unclassifed Manufacturers

etc未分类制造商未分类制造商

60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density

[QUICK LOGIC] Product Summary The pASIC 3 FPGA family features up to 60,000 usable PLD gates. pASIC 3 FPGAs are fabricated on a 0.35mm four-layer metal process using Quick Logic’s patented ViaLink technology to provide a unique combination of high performance, high density, low cost, and extreme

文件：239.12 Kbytes 页数：14 Pages

ETC1List of Unclassifed Manufacturers

etc未分类制造商未分类制造商

60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density

[QUICK LOGIC] Product Summary The pASIC 3 FPGA family features up to 60,000 usable PLD gates. pASIC 3 FPGAs are fabricated on a 0.35mm four-layer metal process using Quick Logic’s patented ViaLink technology to provide a unique combination of high performance, high density, low cost, and extreme

文件：239.12 Kbytes 页数：14 Pages

ETC1List of Unclassifed Manufacturers

etc未分类制造商未分类制造商

60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density

[QUICK LOGIC] Product Summary The pASIC 3 FPGA family features up to 60,000 usable PLD gates. pASIC 3 FPGAs are fabricated on a 0.35mm four-layer metal process using Quick Logic’s patented ViaLink technology to provide a unique combination of high performance, high density, low cost, and extreme

文件：239.12 Kbytes 页数：14 Pages

ETC1List of Unclassifed Manufacturers

etc未分类制造商未分类制造商

60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density

[QUICK LOGIC] Product Summary The pASIC 3 FPGA family features up to 60,000 usable PLD gates. pASIC 3 FPGAs are fabricated on a 0.35mm four-layer metal process using Quick Logic’s patented ViaLink technology to provide a unique combination of high performance, high density, low cost, and extreme

文件：239.12 Kbytes 页数：14 Pages

ETC1List of Unclassifed Manufacturers

etc未分类制造商未分类制造商

60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density

[QUICK LOGIC] Product Summary The pASIC 3 FPGA family features up to 60,000 usable PLD gates. pASIC 3 FPGAs are fabricated on a 0.35mm four-layer metal process using Quick Logic’s patented ViaLink technology to provide a unique combination of high performance, high density, low cost, and extreme

文件：239.12 Kbytes 页数：14 Pages

ETC1List of Unclassifed Manufacturers

etc未分类制造商未分类制造商

25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density

[QUICK LOGIC] Product Summary The pASIC 3 FPGA family features up to 60,000 usable PLD gates. pASIC 3 FPGAs are fabricated on a 0.35mm four-layer metal process using Quick Logic’s patented ViaLink technology to provide a unique combination of high performance, high density, low cost, and extreme

文件：528.06 Kbytes 页数：17 Pages

ETC1List of Unclassifed Manufacturers

etc未分类制造商未分类制造商