50 V, 100 mA NPN resistor-equipped transistors

Features and benefits • 100 mA output current capability • Built-in resistors • Simplifies circuit design • Reduces component count • Reduces pick and place costs • Low package height of 0.5 mm • Suitable for Automatic Optical Inspection (AOI) of solder joint • Qualified according to AEC-Q

文件：366.42 Kbytes 页数：20 Pages

NEXPERIA

安世

丝印：8B；Package：DFN1412D-3；50 V, 100 mA PNP resistor-equipped transistors

1. General description 100 mA PNP Resistor-Equipped Transistor (RET) family in an ultra small DFN1412D-3 (SOT8009) leadless Surface-Mounted Device (SMD) plastic package with side-wettable flanks. Table 1. Product overview Type number R1 R2 Package kΩ kΩ Nexperia JEDEC NPN complement: PDTA14

文件：365.63 Kbytes 页数：20 Pages

NEXPERIA

安世

PNP resistor-equipped transistors; R1 = 10 kOHM, R2 = 47 kOHM

DESCRIPTION PNP resistor-equipped transistor (see “Simplified outline, symbol and pinning” for package details). FEATURES • Built-in bias resistors • Simplified circuit design • Reduction of component count • Reduced pick and place costs. APPLICATIONS • General purpose switching and ampl

文件：92.59 Kbytes 页数：14 Pages

PHI

PHI

PNP resistor-equipped transistors; R1 = 10 k廓, R2 = 47 k廓

DESCRIPTION PNP resistor-equipped transistor (see “Simplified outline, symbol and pinning” for package details). FEATURES • Built-in bias resistors • Simplified circuit design • Reduction of component count • Reduced pick and place costs. APPLICATIONS • General purpose switching and ampl

文件：181.48 Kbytes 页数：14 Pages

恩XP

PNP resistor-equipped transistors; R1 = 10 k廓, R2 = 47 k廓

DESCRIPTION PNP resistor-equipped transistor (see “Simplified outline, symbol and pinning” for package details). FEATURES • Built-in bias resistors • Simplified circuit design • Reduction of component count • Reduced pick and place costs. APPLICATIONS • General purpose switching and ampl

文件：181.48 Kbytes 页数：14 Pages

恩XP

PNP resistor-equipped transistors; R1 = 10 kOHM, R2 = 47 kOHM

DESCRIPTION PNP resistor-equipped transistor (see “Simplified outline, symbol and pinning” for package details). FEATURES • Built-in bias resistors • Simplified circuit design • Reduction of component count • Reduced pick and place costs. APPLICATIONS • General purpose switching and ampl

文件：92.59 Kbytes 页数：14 Pages

PHI

PHI

NPN resistor-equipped transistors; R1 = 10 k, R2 = 47 k

Features and benefits  100 mA output current capability  Built-in bias resistors  Simplifies circuit design  Reduces component count  Reduces pick and place costs  AEC-Q101 qualified

文件：1.5354 Mbytes 页数：17 Pages

NEXPERIA

安世

丝印：29；Package：SOT23；PNP resistor-equipped transistors; R1 = 10 k, R2 = 47 k

Features and benefits * 100 mA output current capability * Built-in bias resistors * Simplifies circuit design * Reduces component count * Reduces pick and place costs * AEC-Q101 qualified

文件：863.35 Kbytes 页数：18 Pages

NEXPERIA

安世

PNP resistor-equipped transistor

DESCRIPTION PNP resistor-equipped transistor (see “Simplified outline, symbol and pinning” for package details). FEATURES • Built-in bias resistors • Simplified circuit design • Reduction of component count • Reduced pick and place costs. APPLICATIONS • General purpose switching and ampl

文件：50.84 Kbytes 页数：8 Pages

PHI

PHI

NPN resistor-equipped transistors; R1 = 10 k, R2 = 47 k

Features and benefits  100 mA output current capability  Built-in bias resistors  Simplifies circuit design  Reduces component count  Reduces pick and place costs  AEC-Q101 qualified

文件：1.5354 Mbytes 页数：17 Pages

NEXPERIA

安世