DECT baseband controller

GENERAL DESCRIPTION The PCD5094 is designed for GAP-compliant basestations offering conference call between the a/b line and two handsets and answering machine switch. It has an embedded 80C51 microcontroller with twice the performance of the classic architecture, 64 kbytes of PROM program memory

文件：85.92 Kbytes 页数：16 Pages

PHI

飞利浦

DECT baseband controller

GENERAL DESCRIPTION The PCD5095 is designed for GAP-compliant business systems, PABX and WLL. Two modes can be selected: three channel ADPCM CODEC with conversion of ADPCM samples to linear PCM format and vice versa, the second mode copies four ADPCM samples into two IOM data buffers and vice ver

文件：83.93 Kbytes 页数：16 Pages

PHI

飞利浦

DECT baseband controller

GENERAL DESCRIPTION The PCD5095 is designed for GAP-compliant business systems, PABX and WLL. Two modes can be selected: three channel ADPCM CODEC with conversion of ADPCM samples to linear PCM format and vice versa, the second mode copies four ADPCM samples into two IOM data buffers and vice ver

文件：83.93 Kbytes 页数：16 Pages

PHI

飞利浦

Universal codec

GENERAL DESCRIPTION The universal codec combines two high resolution bidirectional analog channels with a DSP in a single chip. Besides the analog interfaces the PCD5096 includes two digital interfaces: an I2C-bus interface allowing an external microcontroller to program the chip, and a 4-wire se

文件：222.57 Kbytes 页数：52 Pages

PHI

飞利浦

Universal codec

GENERAL DESCRIPTION The universal codec combines two high resolution bidirectional analog channels with a DSP in a single chip. Besides the analog interfaces the PCD5096 includes two digital interfaces: an I2C-bus interface allowing an external microcontroller to program the chip, and a 4-wire se

文件：222.57 Kbytes 页数：52 Pages

PHI

飞利浦

The PCD50912 is designed for GAP compatible DECT handsets

GENERAL DESCRIPTION The PCD509x2 family is designed for low power GAP compatible DECT handset (PP) and base station (FP) applications. The circuit includes the audio interface, the DSP, the microcontroller and the Burst Mode Logic, and contains all functionality to convert speech and data signals

文件：93.2 Kbytes 页数：16 Pages

PHI

飞利浦

Enhanced Pager Decoder for APOC1/POCSAG

GENERAL DESCRIPTION\nThe PCD5002A is a very low power pager decoder and controller, capable of handling both standard POCSAG and the advanced APOC1 code. Continuous data decoding upon reception of a dedicated sync word is available for news pager applications. Data rates supported are 512, 1200 and • Wide operating supply voltage range: 1.5 to 6.0 V\n• EEPROM programming requires only 2.0 V supply\n• Low operating current: 50 µA typ. (ON), 25 µA typ. (OFF)\n• Temperature range −25 to +70 °C\n• “CCIR radio paging Code No. 1” (POCSAG) compatible\n• Supports Advanced Pager Operator’s Code Phase 1;

恩XP

Advanced POCSAG and APOC-1 Paging Decoder

GENERAL DESCRIPTION\nThe PCD5002 is a very low power pager decoder and controller, capable of handling both standard POCSAG and the advanced APOC-1 code. Continuous data decoding upon reception of a dedicated sync word is available for news pager applications.\nData rates supported are 512, 1200 and • Wide operating supply voltage range: 1.5 to 6.0 V\n• EEPROM programming requires only 2.0 V supply\n• Low operating current: 50 µA typ. (ON), 25 µA typ. (OFF)\n• Temperature range −25 to +70 °C\n• “CCIR radio paging Code No. 1” (POCSAG) compatible\n• Supports Advanced Pager Operator’s Code Phase 1;

恩XP

Advanced POCSAG Paging Decoder

恩XP

包装：盒 类别：电缆，电线 - 管理 电缆支撑与紧固件 描述：CBL CLAMP CONDUIT MET FASTENER

PANDUIT