Manual Motor Starters, Controllers, and Protectors Type GV2, GV3, and GV7

Standard Features The GV family offers such standard features as: • UL Listed, CSA Certified, and CE Marked • UL Listed for Group Motor Applications (for more details see page 7) • Overload relay — Class 10, ambient compensated (GV2, GV3) — Class 10, solid state (GV7) • Single phase sensiti

文件：4.0342 Mbytes 页数：64 Pages

SCHNEIDER

施耐德

丝印：P04；Package：SC-74A；Low-power inverter

1. General description The 74AUP1G04 is a single inverter. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire

文件：294.3 Kbytes 页数：20 Pages

NEXPERIA

安世

丝印：p04；Package：SC-74A；Low-power inverter

1. General description The 74AUP1G04-Q100 is a single inverter. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the en

文件：260.81 Kbytes 页数：16 Pages

NEXPERIA

安世

丝印：p04；Package：SOT765-1；Low-power triple inverter

1. General description The 74AUP3G04 provides a low-power, low-voltage triple inverting buffer. Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic

文件：255.99 Kbytes 页数：17 Pages

NEXPERIA

安世

丝印：p04；Package：SOT833-1；Low-power triple inverter

1. General description The 74AUP3G04 provides a low-power, low-voltage triple inverting buffer. Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic

文件：255.99 Kbytes 页数：17 Pages

NEXPERIA

安世

丝印：P04；Package：SOT523；PNP PRE-BIASED SMALL SIGNAL SURFACE MOUNT TRANSISTOR

Features - Epitaxial Planar Die Construction - Complementary NPN Types Available (DDTC) - Built-In Biasing Resistors, R1 R2 - Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2) - Halogen and Antimony Free. “Green” Device (Note 3) - Qualified to AEC-Q101 Standards for High Reliability

文件：457.15 Kbytes 页数：5 Pages

DIODES

美台半导体

丝印：P04；Package：SC-88A；TinyLogic ULP-A Inverter

The NC7SP04 is a single inverter in tiny footprint packages. The device is designed to operate for VCC = 0.9 V to 3.6 V. Features • Designed for 0.9 V to 3.6 V VCC Operation • 2.9 ns tPD at 3.3 V (Typ) • Inputs/Outputs Over−Voltage Tolerant up to 3.6 V • IOFF Supports Partial Power Down Prot

文件：351.17 Kbytes 页数：11 Pages

ONSEMI

安森美半导体

丝印：P04；Package：SOT-23；P-Channel JFET Switch

FEATURES • Low Insertion Loss • No Offset or Error Generated By Closed Switch - Purely Resistive - High Isolation Resistance From Driver • Short Sample and Hold Aperture Time • Fast Switching APPLICATIONS • Analog Switches • Choppers • Commutators

文件：23.88 Kbytes 页数：2 Pages

Calogic

丝印：p04；Package：TSSOP5；Low-power inverter

文件：700.4 Kbytes 页数：16 Pages

NEXPERIA

安世

FLIP CHIP ARRAY

DESCRIPTION The P0402FCxxC Series Flip Chips employ advanced silicon P/N junction technology for unmatched board-level transient voltage protection against Electrostatic Discharge (ESD) and Electrical Fast Transients (EFT). Developed specifically for high-density circuit protection, this series m

文件：79.59 Kbytes 页数：5 Pages

PROTEC