首页 >N74F676D>规格书列表

型号下载 订购功能描述制造商 上传企业LOGO

N74F676D

16-bit serial/parallel-in, serial-out shift register 3-State

DESCRIPTION The 74F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output. When the mode (M) input is High, information present on the parallel data (D0–D15) inputs is entered on the falling edge of the clock pulse (CP) input signal. When M is Low,

文件:87.95 Kbytes 页数:10 Pages

PHI

飞利浦

PHI

N74F676D

16-bit serial/parallel-in, serial-out shift register (3-State)

DESCRIPTION\nThe 74F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output. When the mode (M) input is High, information present on the parallel data (D0–D15) inputs is entered on the falling edge of the clock pulse (CP) input signal. When M is Low, data • 16-bit parallel-to-serial conversion\n• Chip select control\n• Shift frequency 110MHz tyical\n• Available in 300mil-wide 24-pin Slim DIP package ;

恩XP

恩XP

N74F676N

16-bit serial/parallel-in, serial-out shift register 3-State

DESCRIPTION The 74F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output. When the mode (M) input is High, information present on the parallel data (D0–D15) inputs is entered on the falling edge of the clock pulse (CP) input signal. When M is Low,

文件:87.95 Kbytes 页数:10 Pages

PHI

飞利浦

PHI

74F676

16-Bit Serial/Parallel-In, Serial-Out Shift Register

General Description The 74F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output. When the Mode (M) input is HIGH, information present on the parallel data (P0–P15) inputs is entered on the falling edge of the Clock Pulse (CP) input signal. When M is

文件:57.4 Kbytes 页数:6 Pages

Fairchild

仙童半导体

74F676

16-bit serial/parallel-in, serial-out shift register 3-State

DESCRIPTION The 74F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output. When the mode (M) input is High, information present on the parallel data (D0–D15) inputs is entered on the falling edge of the clock pulse (CP) input signal. When M is Low,

文件:87.95 Kbytes 页数:10 Pages

PHI

飞利浦

PHI

74F676

16-Bit Serial/Parallel-In, Serial-Out Shift Register

文件:68.99 Kbytes 页数:6 Pages

Fairchild

仙童半导体

供应商型号品牌批号封装库存备注价格
PHI
24+
原厂封装
11946
原装现货假一罚十
询价
PHI
2023+
SMD
7518
安罗世纪电子只做原装正品货
询价
PHI
2450+
SOP24
6540
只做原厂原装正品终端客户免费申请样品
询价
PHI
24+
SOP-20
1496
询价
PHI
1999+
SOP-20
1496
原装现货海量库存欢迎咨询
询价
PHI
SOP-20
68500
一级代理 原装正品假一罚十价格优势长期供货
询价
PHI
2025+
SOP-20
3550
全新原厂原装产品、公司现货销售
询价
PHI
2406+
SOP-20
3886
优势代理渠道,原装现货,可全系列订货
询价
PHI
23+
SOP
20000
原厂授权一级代理,专业海外优势订货,价格优势、品种
询价
PHI
25+
SOP20
1000
百分百原装正品 真实公司现货库存 本公司只做原装 可
询价
更多N74F676D供应商 更新时间2025-12-2 8:01:00