3.3V ECL 첨2, 첨4, 첨8 Clock Generation Chip

Description The MC100LVEL34 is a low skew ÷2, ÷4, ÷8 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The VBB pin, an internally generated voltag

文件：145.03 Kbytes 页数：10 Pages

ONSEMI

安森美半导体

3.3V ECL 첨2, 첨4, 첨8 Clock Generation Chip

文件：145.03 Kbytes 页数：10 Pages

ONSEMI

安森美半导体

3.3V ECL Clock Generation Chip

文件：99.02 Kbytes 页数：9 Pages

ONSEMI

安森美半导体

3.3 V ECL ÷·2，÷·4，÷·8 分频器

The MC100LVEL34 is a low skew 2, 4, 8 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The VBB pin, an internally generated voltage supply, is avail • 50 ps Typical Output-to-Output Skew\n• Synchronous Enable/Disable\n• Master Reset for Synchronization\n• 1.5 GHz Toggle Frequency\n• The 100 Series Contains Temperature Compensation.\n• PECL Mode Operating Range: VCC = 3.0 V to 3.8 V with VEE = 0V\n• NECL Mode Operating Range: VCC = 0 V with VEE =;

ONSEMI

安森美半导体

3.3V ECL 첨2, 첨4, 첨8 Clock Generation Chip

Description The MC100LVEL34 is a low skew ÷2, ÷4, ÷8 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The VBB pin, an internally generated voltag

文件：145.03 Kbytes 页数：10 Pages

ONSEMI

安森美半导体

3.3V ECL 첨2, 첨4, 첨8 Clock Generation Chip

Description The MC100LVEL34 is a low skew ÷2, ÷4, ÷8 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The VBB pin, an internally generated voltag

文件：145.03 Kbytes 页数：10 Pages

ONSEMI

安森美半导体

3.3V ECL 첨2, 첨4, 첨8 Clock Generation Chip

Description The MC100LVEL34 is a low skew ÷2, ÷4, ÷8 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The VBB pin, an internally generated voltag

文件：145.03 Kbytes 页数：10 Pages

ONSEMI

安森美半导体

3.3V ECL 첨2, 첨4, 첨8 Clock Generation Chip

Description The MC100LVEL34 is a low skew ÷2, ÷4, ÷8 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The VBB pin, an internally generated voltag

文件：145.03 Kbytes 页数：10 Pages

ONSEMI

安森美半导体

3.3V ECL 첨2, 첨4, 첨8 Clock Generation Chip

Description The MC100LVEL34 is a low skew ÷2, ÷4, ÷8 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The VBB pin, an internally generated voltag

文件：145.03 Kbytes 页数：10 Pages

ONSEMI

安森美半导体

3.3V ECL 첨2, 첨4, 첨8 Clock Generation Chip

Description The MC100LVEL34 is a low skew ÷2, ÷4, ÷8 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The VBB pin, an internally generated voltag

文件：145.03 Kbytes 页数：10 Pages

ONSEMI

安森美半导体