3-BIT DIFFERENTIAL FLIP-FLOP

Description The MC10E/100E431 is a 3-bit flip-flop with differential clock, data input and data output. The asynchronous Set and Reset controls are edge-triggered rather than level controlled. This allows the user to rapidly set or reset the flip-flop and then continue clocking at the next clock

文件：109.58 Kbytes 页数：4 Pages

ONSEMI

安森美半导体

4-BIT SERIAL/ PARALLEL CONVERTER

Description The MC10/100E445 is an integrated 4-bit serial to parallel data converter. The device is designed to operate for NRZ data rates of up to 2.0 Gb/s. The chip generates a divide by 4 and a divide by 8 clock for both 4-bit conversion and a two chip 8-bit conversion function. The conversio

文件：100.25 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

4-BIT PARALLEL/ SERIAL CONVERTER

Description The MC10E/100E446 is an integrated 4-bit parallel to serial data converter. The device is designed to operate for NRZ data rates of up to 1.3 Gb/s. The chip generates a divide by 4 and a divide by 8 clock for both 4-bit conversion and a two chip 8-bit conversion function. The conversi

文件：125.51 Kbytes 页数：6 Pages

ONSEMI

安森美半导体

6-BIT D REGISTER DIFFERENTIAL DATA AND CLOCK

Description The MC10E/100E451 contains six D−type flip−flops with single−ended outputs and differential data inputs. The common clock input is also differential. The registers are triggered by a positive transition of the positive clock (CLK) input. Features • Differential Inputs: Data and

文件：112.88 Kbytes 页数：4 Pages

ONSEMI

安森美半导体

6-BIT D REGISTER DIFFERENTIAL DATA AND CLOCK

Description The MC10E/100E451 contains six D−type flip−flops with single−ended outputs and differential data inputs. The common clock input is also differential. The registers are triggered by a positive transition of the positive clock (CLK) input. Features • Differential Inputs: Data and

文件：112.88 Kbytes 页数：4 Pages

ONSEMI

安森美半导体

5-BIT DIFFERENTIAL REGISTER

Description The MC10E/100E452 is a 5-bit differential register with differential data (inputs and outputs) and clock. The registers are triggered by a positive transition of the positive clock (CLK) input. A high on the Master Reset (MR) asynchronously resets all registers so that the Q outputs g

文件：111.62 Kbytes 页数：4 Pages

ONSEMI

安森美半导体

TRIPLE DIFFERENTIAL 2:1 MULTIPLEXER

Description The MC10E457/100E457 is a 3-bit differential 2:1 multiplexer. The fully differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. The higher frequency outputs provide the device with a > 1.0 GHz bandwidth to meet the needs of t

文件：110.72 Kbytes 页数：5 Pages

ONSEMI

安森美半导体

4-Input OR/NOR

Description The MC10EL/100EL01 is a 4-input OR/NOR gate. The device is functionally equivalent to the E101 device with higher performance capabilities. With propagation delays and output transition times significantly faster than the E101, the EL01 is ideally suited for those applications which r

文件：70.64 Kbytes 页数：2 Pages

ONSEMI

安森美半导体

2-Input AND/NAND

The MC10EL/100EL04 is a 2-input AND/NAND gate. The device is functionally equivalent to the E104 device with higher performance capabilities. With propagation delays and output transition times significantly faster than the E104, the EL04 is ideally suited for those applications which require the

文件：71.52 Kbytes 页数：2 Pages

ONSEMI

安森美半导体

2-Input Differential AND/NAND

The MC10EL/100EL05 is a 2-input differential AND/NAND gate. The device is functionally equivalent to the E404 device with higher performance capabilities. With propagation delays and output transition times significantly faster than the E404, the EL05 is ideally suited for those applications which

文件：78.76 Kbytes 页数：3 Pages

ONSEMI

安森美半导体