首页>LMK1D2108RGZTG4>规格书详情

LMK1D2108RGZTG4中文资料德州仪器数据手册PDF规格书

PDF无图
厂商型号

LMK1D2108RGZTG4

功能描述

LMK1D210x Low Additive Jitter LVDS Buffer

丝印标识

LMK1D2108

封装外壳

VQFN(RGZ)

文件大小

2.95165 Mbytes

页面数量

37

生产厂商

TI

中文名称

德州仪器

网址

网址

数据手册

下载地址一下载地址二到原厂下载

更新时间

2025-11-3 22:01:00

人工找货

LMK1D2108RGZTG4价格和库存,欢迎联系客服免费人工找货

LMK1D2108RGZTG4规格书详情

1 Features

• High-performance LVDS clock buffer family: up to

2 GHz

– Dual 1:6 differential buffer

– Dual 1:8 differential buffer

• Supply voltage: 1.71 V to 3.465 V

• Low additive jitter: < 60 fs RMS maximum in 12-

kHz to

20-MHz at 156.25 MHz

– Very low phase noise floor: -164 dBc/Hz

(typical)

• Very low propagation delay: < 575 ps maximum

• Output skew: 20 ps maximum

• High-swing LVDS (boosted mode): 500-mV VOD

typical when AMP_SEL = 1

• Bank enable/disable using the EN pin

• Fail-safe input operation

• Universal inputs accept LVDS, LVPECL, LVCMOS,

HCSL and CML signal levels

• LVDS reference voltage, VAC_REF, available for

capacitive-coupled inputs

• Industrial temperature range: –40°C to 105°C

• Packaged in

– LMK1D2106: 6-mm × 6-mm, 40-pin VQFN

(RHA)

– LMK1D2108: 7-mm × 7-mm, 48-pin VQFN

(RGZ)

2 Applications

• Telecommunications and networking

• Medical imaging

• Test and measurement

• Wireless infrastructure

• Pro audio, video and signage

3 Description

The LMK1D210x clock buffer distributes two clock

inputs (IN0 and IN1) to a total of 16 pairs of

differential LVDS clock outputs (OUT0 to OUT15) in

the LMK1D2108 and 12 pairs of clock outputs (OUT0

to OUT11) in the LMK1D2106 with minimum skew

for clock distribution. Each buffer block consists of

one input and a maximum of 6 (LMK1D2106) or 8

(LMK1D2108) LVDS outputs. The inputs can either be

LVDS, LVPECL, HCSL, CML, or LVCMOS.

The LMK1D210x is specifically designed for driving

50-Ω transmission lines. When driving inputs in

single-ended mode, apply the appropriate bias

voltage to the unused negative input pin (see Figure

8-6).

Using the control pin (EN), output banks can either be

enable or disabled. If this pin is left open, both bank

outputs are enabled. If the control pin is switched to a

logic 0, both bank outputs are disabled (static logic

0). If the control pin is switched to a logic 1, the

outputs of one bank are disabled while the outputs of

the other bank are enabled. The part also supports a

fail-safe function. The device further incorporates an

input hysteresis which prevents random oscillation of

the outputs in the absence of an input signal.

The device operates in a 1.8-V, 2.5-V, or 3.3-V

supply environment and is characterized from –40°C

to 105°C (ambient temperature).

供应商 型号 品牌 批号 封装 库存 备注 价格
TAIYO/太诱
2025+
SMD
16854648
代理销售TAIYO/太诱原装现货
询价
Taiyo Yuden
2025+
SMD0805
423000
代理Taiyo Yuden原装现货
询价
TAIYO YUDEN/太阳诱电
22+
0805
120000
只做100%原装太诱,支持含税,600+SKU现货
询价
TAIYO/太诱
22+
2.0x1.25
100000
只做原装正品
询价
TAIYO/太诱
2518+
SMD
9852
只做原装正品现货或订货假一赔十!
询价
TAIYO/太诱
21+
SMD
3000
只做原装正品,不止网上数量,欢迎电话微信查询!
询价
TAIYO TUDEN
17+
SMD
100000
原装正品现货
询价
TAIYO/太诱
24+
NA
66000
保证进口原装现货特价供应
询价
TAIYO/太诱
24+
3000
全新原装数量均有多电话咨询
询价
TAIYO YUDEN(太诱)
24+
0805
7350
现货供应,当天可交货!免费送样,原厂技术支持!!!
询价